PRELIMINARY
CYW2331
Pin Definitions
Pin
No.
(TSSOP)
Pin
No.
(CSP)
Pin
No.
Pin
Type
Pin Name
(MLF)
Pin Description
VCC1
1
24
19
P
Power Supply Connection for PLL1 and PLL2: When power
is removed from both the VCC1 and VCC2 pins, all latched data
is lost.
VP1
2
3
2
3
20
1
P
PLL1 Charge Pump Rail Voltage: This voltage accommodates
VCO circuits with tuning voltages higher than the VCC of PLL1.
DOPLL1
O
PLL1 Charge Pump Output: The phase detector gain is IP/2π.
Sense polarity can be reversed by setting the FC bit in software
(via the Shift Register).
FIN1
5
6
5
6
3
4
I
I
Input to PLL1 Prescaler: Maximum frequency 2.0 GHz.
FIN1#
Complementary Input to PLL1 Prescaler: A bypass capacitor
should be placed as close as possible to this pin and must be
connected directly to the ground plane.
OSC_IN
FO/LD
8
8
6
8
I
Oscillator Input: This input has a VCC/2 threshold and CMOS
logic level sensitivity.
10
11
O
Lock Detect Pin of PLL1 Section: This output is HIGH when
the loop is locked. It is multiplexed to the output of the program-
mable counters or reference dividers in the test program mode.
(Refer to Table 3 for configuration.)
CLOCK
11
12
9
I
Data Clock Input: One bit of data is loaded into the Shift Reg-
ister on the rising edge of this signal.
DATA
LE
12
13
14
15
10
11
I
I
Serial Data Input
Load Enable: On the rising edge of this signal, the data stored
in the Shift Register is latched into the reference counter and
configuration controls, PLL1 or PLL2 depending on the state of
the control bits.
FIN2#
15
17
13
I
Complementary Input to PLL2 Prescaler: A bypass capacitor
should be placed as close as possible to this pin and must be
connected directly to the ground plane.
FIN2
16
18
18
20
14
16
I
Input to PLL2 Prescaler: Maximum frequency 600 MHz.
DOPLL2
O
PLL2 Charge Pump Output: The phase detector gain is IP/2π.
Sense polarity can be reversed by setting the FC bit in software
(via the Shift Register).
VP2
19
20
22
23
17
18
P
P
PLL2 Charge Pump Rail Voltage: This voltage accommodates
VCO circuits with tuning voltages higher than the VCC of PLL2.
VCC
2
Power Supply Connections for PLL1 and PLL2: When power
is removed from both the VCC1 and VCC2 pins, all latched data
is lost.
GND
N/C
4, 7, 9,
14, 17
4, 7,
10,
16, 19
2,5,7,
12, 15
G
Analog and Digital Ground Connections: This pin must be
grounded.
N/A
1, 9,
N/A
N/C
No Connect
13, 21
2
