请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

CYV15G0101EQ-SXC

型号：

CYV15G0101EQ-SXC

描述：

多码率视频电缆均衡器（ SOIC ）[ Multi-Rate Video Cable Equalizer (SOIC) ]

品牌：

CYPRESS[ CYPRESS ]

页数：

10 页

PDF大小：

225 K

下载PDF手册
CYV15G0101EQ  
Multi-Rate Video Cable Equalizer (SOIC)  
Features  
Functional Description  
• Multi-Rate Adaptive Equalization  
The CYV15G0101EQ is a multi-rate adaptive equalizer  
designed to equalize and restore signals received over 75Ω  
• SMPTE 292M, SMPTE 344M, and SMPTE 259M Compliant  
• Supports DVB-ASI at 270 Mbps  
coaxial cable. The equalizer is designed to meet SMPTE  
292M, SMPTE 344M, and SMPTE 259M data rates. The  
CYV15G0101EQ is optimized to equalize up to 350m of  
Belden 1694A coaxial cable at 270 Mbps and up to 140m of  
Belden 1694A coaxial cable at 1.485 Gbps. The  
CYV15G0101EQ connects seamlessly to the HOTLink II  
family of transceiver devices.  
• Cable Length Indicator for HD-SDI and SD-SDI data rates  
• Maximum Cable Length Adjustment for HD-SDI and  
SD-SDI data rates  
• Carrier detect and Mute functionality for HD-SDI and  
SD-SDI data rates  
The CYV15G0101EQ has DC restoration for compensation of  
the DC content of the SMPTE pathological patterns. A cable  
length indicator (CLI) provides an indication of the cable length  
being equalized at HD-SDI and SD-SDI data rates. The  
Maximum cable length adjust (MCLADJ) sets the approximate  
maximum cable length to be equalized at SD and HD data  
rates. The CYV15G0101EQ’s differential serial outputs (SDO,  
SDO) mute when the approximate cable length set by  
MCLADJ is reached. CD/MUTE is a bidirectional pin that  
provides an indication of the signal being present at the  
equalizer inputs. It also controls muting the outputs of the  
equalizer at HD and SD data rates.  
• Equalizer Bypass Mode  
• Seamless connection with HOTLink II™ Family  
• Equalizes up to 350m of Belden 1694A coaxial cable at 270  
Mbps  
• Equalizes up to 140m of Belden 1694A coaxial cable at  
1.485 Gbps  
• Low Power 160 mW @ 3.3V  
• Single 3.3V supply  
• 16-pin SOIC  
• 0.18-µm CMOS technology  
• Pb-free and RoHS compliant  
• Pin-compatible to existing equalizer devices  
Power consumption is typically 160 mW at 3.3V.  
Equalizer System Connection Diagram  
CYV15G0101EQ  
HOTLink IITM  
Deserializer  
HOTLink IITM  
Serializer  
Serial Links  
Cable  
Driver  
Multi-Rate  
Cable  
Equalizer  
Copper Cable  
Connections  
Cypress Semiconductor Corporation  
Document #: 001-04184 Rev. *D  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised October 11, 2006  
[+] Feedback  
CYV15G0101EQ  
Equalizer Block Diagram  
CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram  
CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram  
Cable Length Analog  
Carrier Detect and Mute  
Indicator and Mute  
Control Block  
CLI  
CD / MUTE  
MCLADJ  
Threshold Block  
DC Restore  
BYPASS  
SDI, SDI  
Equalizer  
Differential Output  
SDO, SDO  
Pin Configuration (Top View)  
16-PIN SOIC Top View  
CD/MUTE  
VCC  
16  
15  
CLI  
2
VCC  
GND  
3
4
14  
13  
GND  
SDO  
SDI  
SDI  
CYV15G0101EQ  
5
6
12  
11  
SDO  
GND  
GND  
AGC+  
AGC-  
7
8
10  
9
MCLADJ  
BYPASS  
Document #: 001-04184 Rev. *D  
Page 2 of 10  
[+] Feedback  
CYV15G0101EQ  
Pin Descriptions  
CYV15G0101EQ Single Channel Cable Equalizer  
Name  
I/OCharacteristics Signal Description  
Control Signals  
CLI  
Analog Output  
LVTTL I/O  
Cable Length Indicator: CLI provides an analog voltage proportional to the cable  
length being equalized. CLI works at both SD-SDI and HD-SDI data rates.  
CD/MUTE  
Carrier Detect/Mute Indicator:  
Output:  
When the incoming data stream is present, the CD/MUTE outputs a voltage less than  
0.8V.  
When the incoming data stream is not present, the CD/MUTE outputs a voltage  
greater than 2.9V.  
Input:  
When the CD/MUTE pin is tied to ground, the equalizer’s differential serial outputs  
are not muted and the MCLADJ setting is overwritten.  
When the CD/MUTE pin is tied to VCC, the equalizer’s differential serial outputs are  
muted and the MCLADJ setting is overwritten.  
MCLADJ  
BYPASS  
Analog Input  
LVTTL Input  
Maximum Cable Length Adjust: The maximum cable length to be equalized is set  
by the voltage applied to the MCLADJ input. When the maximum cable length set by  
MCLADJ is reached, the differential output is muted. MCLADJ works at both SD and  
HD data rates.  
Equalizer Bypass: When BYPASS is tied to VCC, the signal presented at the  
equalizer’s differential serial inputs (SDI, SDI) is routed to the equalizer’s differential  
serial outputs (SDO, SDO) without performing equalization.  
When BYPASS is tied to GND, the incoming video data stream is equalized and  
presented at the equalizer‘s serial differential outputs (SDO, SDO).  
In equalizer bypass mode, CD/MUTE is not functional.  
AGC±  
Analog  
Automatic Gain Control: A capacitor of 1 µF should be placed between the AGC±  
pins.  
SDO, SDO  
SDI, SDI  
Differential  
Output  
Differential Serial Outputs: The equalized serial video data stream is presented at  
the SDO/SDO differential serial CML output.  
Differential  
Input  
Differential Serial Inputs: SDI/SDI can accept either a single ended or differential  
serial video data stream over 75Ω coaxial cable.  
Power  
VCC  
Power  
Gnd  
+3.3V Power.  
GND  
Connect to Ground.  
equalizer meets all pathological requirements for SMPTE  
292M as defined by RP198 and for SMPTE 259M as defined  
by RP178. The CYV15G0101EQ multi-rate Cable Equalizer is  
Equalizer Operation  
The CYV15G0101EQ is  
a
high-speed adaptive cable  
equalizer designed to equalize standard definition (SD) and  
high definition (HD) serial digital interface (SDI) video data  
streams. CYV15G0101EQ equalizer is optimized to equalize  
up to 350m of Belden 1694A cable at 270 Mbps and up to  
140m of Belden 1694A cable at 1.485 Gbps. The  
CYV15G0101EQ equalizer contains one power supply and  
typically consumes 160 mW power at 3.3V. The multi-rate  
equalizer is designed to meet the SMPTE 259M, SMPTE  
292M, SMPTE 344M and DVB-ASI video standards. The  
auto-adaptive from 143 Mbps to 1.485 Gbps.  
The CYV15G0101EQ equalizer has variable gain and multiple  
equalization stages that reverse the effects of the cable. This  
equalization is achieved by separate regulation of the lower  
and higher frequency components in the signal to give a clean  
eye. The CYV15G0101EQ has DC restoration for compen-  
sating the DC content of the SMPTE pathological patterns.  
Document #: 001-04184 Rev. *D  
Page 3 of 10  
[+] Feedback  
CYV15G0101EQ  
SDI, SDI  
CD/MUTE  
The CYV15G0101EQ accepts single-ended or differential  
serial video data streams over 75Ω coaxial cable. It is recom-  
mended to AC-couple the SDI, SDI inputs as they are inter-  
nally biased to 1.2V.  
Carrier Detect/MUTE (CD/MUTE) is a bidirectional pin that  
provides an indication of the signal being present at the  
equalizer’s input, or it controls the muting of the equalizer’s  
output. The (CD/MUTE) operates for both HD and SD data  
rates.  
SDO, SDO  
If CD/MUTE is used as an output and the incoming data  
stream is not present, the voltage at the CD/MUTE output will  
be greater than 2.9V. If CD/MUTE is used as an output and the  
incoming data stream is present, then the voltage at the  
CD/MUTE output will be less than 0.8V.  
The CYV15G0101EQ has differential serial output interface  
drivers that use current mode logic [CML] drivers to provide  
source matching for the transmission line. These outputs can  
be either AC coupled or DC coupled to the HOTLink II SerDes  
device.  
If CD/MUTE is used as an input and is tied to ground, the  
equalizer serial outputs are not muted and the MCLADJ  
setting is overwritten. If the CD/MUTE is used as an input and  
is tied to VCC, then the equalizer serial outputs are muted and  
the MCLADJ setting is overwritten.  
CLI  
Cable Length Indicator (CLI) is an analog output that gives an  
output voltage proportional to the cable length being  
equalized. CLI gives an approximation of the length of cable  
at the differential serial inputs (SDI, SDI). CLI works at high  
definition (HD) data rates as well as standard definition (SD)  
data rates. The graph in Figure 2 illustrates the CLI output  
voltage at various Belden 1694A cable lengths. With an  
increase in cable length, CLI output voltage decreases.  
When an invalid signal or a signal transmitted with a launch  
amplitude of less than 500 mV at HD data-rates is received,  
the equalizer’s serial outputs are muted and the MCLADJ  
setting is overwritten.  
BYPASS  
The CYV15G0101EQ has a bypass mode that allows the user  
to bypass the equalizer’s equalization and DC restoration  
functions. When the Bypass mode is tied to VCC, the signal  
presented at the equalizer’s differential serial inputs (SDI, SDI)  
is routed to the equalizer’s differential serial outputs (SDO,  
SDO) without performing equalization.  
MCLADJ  
Maximum Cable Length Adjust (MCLADJ) sets the approx-  
imate maximum amount of cable to be equalized. When the  
maximum cable length set by MCLADJ is reached, the outputs  
are muted. MCLADJ works at SD as well HD data rates.  
When BYPASS is tied to GND, the incoming video data stream  
is equalized and presented at the equalizer‘s differential serial  
outputs (SDO, SDO).  
If the MCLADJ voltage is greater than the CLI output voltage,  
the equalizer serial differential outputs (SDO, SDO) are muted.  
If the MCLADJ voltage is less than CLI voltage, then the  
equalizer’s differential serial outputs (SDO, SDO) are not  
muted and the incoming data stream is equalized. The graph  
in Figure 1 illustrates the voltage needed at MCLADJ input to  
equalize various Belden 1694A cable lengths for SD and HD  
data rates. The MCLADJ pin can be left unconnected in appli-  
cations that do not require muting of the outputs.  
In equalizer bypass mode, CD/MUTE is not functional.  
AGC  
A capacitor of 1 µF should be placed between the AGC± pins  
of the CYV15G0101EQ equalizer.  
Document #: 001-04184 Rev. *D  
Page 4 of 10  
[+] Feedback  
CYV15G0101EQ  
Power-up Requirements  
Maximum Ratings  
The CYV15G0101EQ contains one power-supply. The voltage  
on any input or I/O pin cannot exceed the power pin during  
power-up.  
Above which the useful life may be impaired. User guidelines  
only, not tested  
Storage Temperature ..................................–65°C to +150°C  
Ambient Temperature with  
Power Applied.............................................–55°C to +125°C  
Operating Range  
Ambient  
Temperature  
Supply Voltage to Ground Potential............... –0.5V to +3.8V  
Range  
VCC  
DC Voltage Applied to Outputs  
in High-Z State .......................................–0.5V to VCC + 0.5V  
Commercial  
0°C to +70°C  
+3.3V ±5%  
DC Input Voltage......................................–0.5V to VCC+0.5V  
Electro Static Discharge (ESD) HBM.......................> 2000 V  
(per JEDEC EIA/JESD-A114A)  
Latch-Up Current ....................................................> 200 mA  
DC Electrical Characteristics  
Parameter  
VCC  
Description  
Supply Voltage[1]  
Power Consumption[2]  
Supply Current[1]  
Output Common Mode Voltage[1]  
Input Common Mode Voltage[1]  
[Bypass = High]  
Test Conditions  
Min.  
Typ.  
Max.  
3.465  
190  
58  
Unit  
V
–
3.135  
125  
38  
3.3  
PD  
–
160  
48  
mW  
mA  
V
IS  
–
VCMOUT  
VCMIN  
Load = 50Ω  
–
VCC – ∆VSDO/2  
1.24  
–
–
1
1.4  
V
Input Common Mode Voltage[1]  
[Bypass = Low]  
–
0
1.24  
2.9  
V
–
–
–
–
CLI DC Voltage (0m)[1]  
–
2.3  
1.5  
1.1  
0.4  
2.9  
–
2.65  
1.9  
1.3  
0.72  
–
2.95  
2.3  
1.6  
1.02  
–
V
V
V
V
V
V
V
CLI DC Voltage (no signal)[1]  
Floating MCLADJ DC Voltage[1]  
MCLADJ Range[3]  
–
–
–
VCD/MUTE(OH) CD/MUTE Output Voltage[1]  
Carrier Not Present  
Carrier Present  
Min. to Mute  
VCD/MUTE(OL)  
–
0.8  
–
VCD/MUTE  
VCD/MUTE  
CD/MUTE Input Voltage Required to  
Force Outputs to Mute[1]  
2.5  
–
CD/MUTE Input Voltage Required to  
Force Active[1]  
Max. to Activate  
–
–
1
V
Notes  
1. Production test.  
2. Calculated results from production test.  
3. Not tested. Based on characterization.  
Document #: 001-04184 Rev. *D  
Page 5 of 10  
[+] Feedback  
CYV15G0101EQ  
AC Electrical Characteristics  
Parameter  
Description  
Serial Input Data Rate[1]  
Input Voltage Swing  
Test Conditions  
Min.  
143  
500[5]  
Typ.  
–
800[1]  
Max.  
1485  
1200  
Unit  
Mbps  
mV  
–
–
VSDI  
Singleended, atthetransmitter,  
HD data rate  
VSDI  
Input Voltage Swing  
Singleended, atthetransmitter,  
SD data rate  
500[6]  
800[1]  
1200  
mV  
∆VSDO  
Output Voltage Swing[1]  
Differentialp-p, 50Ω load  
500  
–
700  
350  
950  
–
mV  
m
–
Maximum Equalized Cable  
Length[1]  
270 Mbps, Belden 1694A,  
800 mV transmit amplitude,  
equalizer pathological pattern,  
0.2 UI equalizer output jitter  
1.485 Gbps, Belden 1694A,  
800 mV transmit amplitude,  
equalizer pathological pattern,  
0.25 UI equalizer output jitter  
–
140  
–
m
–
–
–
–
–
–
–
–
–
Output Rise/Fall Time[3, 4]  
Output Rise/Fall Time[3, 4]  
Mismatch in Rise/Fall time[3, 4]  
Duty cycle distortion[3, 4]  
Overshoot[3, 4]  
20% - 80%, HD data rate  
80  
80  
–
120  
120  
–
220  
270  
30  
–
ps  
ps  
ps  
ps  
%
20% - 80%, SD data rate  
–
HD color bar pattern  
–
–
20  
–
–
10  
–
Input Return Loss[3]  
–
15  
–
–
dB  
kΩ  
pF  
Ω
Input Resistance[3, 4]  
Input Capacitance[3, 4]  
Output Resistance[3, 4]  
Single ended  
Single ended  
Single ended  
2.5  
1
–
–
–
–
50  
–
Notes  
4. Not tested. Guaranteed by design simulations.  
5. Based on characterization across temperature and voltage with 140m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.  
6. Based on characterization across temperature and voltage with 350m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.  
Document #: 001-04184 Rev. *D  
Page 6 of 10  
[+] Feedback  
CYV15G0101EQ  
Typical Performance Graphs  
(Unless Otherwise mentioned, VCC = 3.3V, TA = 25°C)  
Figure 1. MCLADJ Input Voltage vs. Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates  
2.7  
2.6  
2.5  
2.4  
2.3  
2.2  
2.1  
2
1.9  
1.8  
1.7  
0
50  
100  
150  
200  
250  
300  
350  
CABLE LENGTH (m)  
Figure 2. CLI Output Voltage Vs. Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates  
2.7  
2.6  
2.5  
2.4  
2.3  
2.2  
2.1  
2
1.9  
1.8  
1.7  
0
50  
100  
150  
200  
250  
300  
350  
CABLE LENGTH (m)  
Document #: 001-04184 Rev. *D  
Page 7 of 10  
[+] Feedback  
CYV15G0101EQ  
Typical Application Circuit  
Figure 3. Interfacing CYV15G0101EQ to the HOTLink II SerDes  
C D / MU T E  
C L I  
C12  
+3.3V  
+3.3V  
C10  
0.01 µF  
0. 01 µF  
LFI  
RXLE  
SDASEL  
LPEN  
BNC JACK  
R16  
RXD7  
RXD6  
RXD5  
RXD4  
RXD3  
RXD2  
RXD1  
RXD0  
RXOP  
RXST2  
RXST1  
RXST0  
RXCLK+  
1µF  
C15  
C16  
16  
15  
14  
13  
12  
11  
10  
9
1
2
3
4
5
6
7
8
C D / M U T E  
V C C  
75Ω  
C L I  
V C C  
V E E  
S D I  
INSEL  
75 Ω  
L2  
Z0  
Z0  
IN1+  
V E E  
S D O  
1 µF  
2 Z0  
R18  
S D O  
S D I  
6.4 n H  
IN1  
−
V E E  
V E E  
M C L A D J  
A G C +  
FRAMCHAR  
RFEN  
B Y P A S S  
A G C  
−
+
37.4 Ω  
75 Ω  
1 µF  
C11  
RFMODE  
DECMODE  
RXCKSEL  
RXMODE  
RXRATE  
R15  
R14  
CYV15G0101EQ  
RXCLK  
−
RXCLKC+  
M C L A D J  
CYV15G0101DXB  
Ordering Information  
Operating  
Range  
Ordering Code  
Package Name  
Package Type  
CYV15G0101EQ-SXC  
SZ16.15  
Pb-Free16-lead 150-mil SOIC  
0 to 70°C  
Document #: 001-04184 Rev. *D  
Page 8 of 10  
[+] Feedback  
CYV15G0101EQ  
Package Dimension  
Figure 4. 16-Lead (150-Mil) SOIC S16.15  
0). ꢀ )$  
ꢂ
ꢀ
$)-%.3)/.3 ). ).#(%3;--= -).ꢅ  
-!8ꢅ  
2%&%2%.#% *%$%# -3ꢋꢁꢀꢆ  
0!#+!'% 7%)'(4 ꢁꢅꢀꢈGMS  
ꢁꢅꢀꢈꢁ;ꢇꢅꢂꢀꢁ=  
ꢁꢅꢀꢈꢊ;ꢇꢅꢃꢂꢊ=  
ꢁꢅꢆꢇꢁ;ꢈꢅꢂꢉꢆ=  
ꢁꢅꢆꢉꢉ;ꢄꢅꢀꢃꢊ=  
0!24 ꢌ  
3ꢀꢄꢅꢀꢈ  
34!.$!2$ 0+'ꢅ  
3:ꢀꢄꢅꢀꢈ ,%!$ &2%% 0+'ꢅ  
ꢃ
ꢀꢄ  
ꢁꢅꢁꢀꢁ;ꢁꢅꢆꢈꢉ=  
ꢁꢅꢁꢀꢄ;ꢁꢅꢉꢁꢄ=  
8 ꢉꢈ²  
ꢁꢅꢇꢂꢄ;ꢃꢅꢂꢁꢉ=  
ꢁꢅꢇꢃꢇ;ꢃꢅꢃꢂꢆ=  
3%!4).' 0,!.%  
ꢁꢅꢁꢄꢀ;ꢀꢅꢈꢉꢃ=  
ꢁꢅꢁꢄꢂ;ꢀꢅꢊꢆꢊ=  
ꢁꢅꢁꢁꢉ;ꢁꢅꢀꢁꢆ=  
ꢁꢅꢁꢈꢁ;ꢀꢅꢆꢊꢁ=  
"3#  
ꢁꢅꢁꢁꢊꢈ;ꢁꢅꢀꢃꢁ=  
ꢁꢅꢁꢁꢃꢂ;ꢁꢅꢆꢉꢃ=  
ꢁꢅꢁꢀꢄ;ꢁꢅꢉꢁꢄ=  
ꢁꢅꢁꢇꢈ;ꢁꢅꢂꢂꢃ=  
ꢁ²^ꢂ²  
ꢁꢅꢁꢀꢇꢂ;ꢁꢅꢇꢈꢁ=  
ꢁꢅꢁꢀꢃꢆ;ꢁꢅꢉꢂꢊ=  
ꢁꢅꢁꢁꢉ;ꢁꢅꢀꢁꢆ=  
ꢁꢅꢁꢁꢃꢂ;ꢁꢅꢆꢉꢃ=  
51-85068-*B  
Equalizer is a trademark of Cypress Semiconductor. All product and company names mentioned in this document may be the  
trademarks of their respective holders.  
Document #: 001-04184 Rev. *D  
Page 9 of 10  
© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use  
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be  
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its  
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress  
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.  
[+] Feedback  
CYV15G0101EQ  
Document History Page  
Document Title: CYV15G0101EQ Multi-Rate Cable Equalizer  
Document Number: 001-04184  
ISSUE  
DATE  
ORIG. OF  
CHANGE  
REV.  
ECN NO.  
DESCRIPTION OF CHANGE  
New Preliminary Data Sheet  
**  
389196  
394763  
431556  
504487  
SEE ECN  
SEE ECN  
SEE ECN  
SEE ECN  
BCD  
BCD  
BCD  
FRE  
*A  
*B  
*C  
Updated Preliminary Data Sheet for release to the internet  
Changed AC and DC Parameters  
Updated AC and DC Parameters. Changed Data Sheet status from  
preliminary to final  
*D  
514998  
SEE ECN  
FRE  
Fixed typo in diagrams on page 2  
Document #: 001-04184 Rev. *D  
Page 10 of 10  
[+] Feedback  
厂商 型号 描述 页数 下载

CYPRESS

 		CYV15G0100EQ 准专业型视频电缆均衡器[ Prosumer Video Cable Equalizer ] 10 页

CYPRESS

 		CYV15G0100EQ-SXC 准专业型视频电缆均衡器[ Prosumer Video Cable Equalizer ] 10 页

CYPRESS

 		CYV15G0101DXB 单通道的HOTLink收发器[ Single-channel HOTLink Transceiver ] 39 页

CYPRESS

 		CYV15G0101DXB-BBC 单通道的HOTLink收发器[ Single-channel HOTLink Transceiver ] 39 页

CYPRESS

 		CYV15G0101DXB-BBI 单通道的HOTLink收发器[ Single-channel HOTLink Transceiver ] 39 页

CYPRESS

 		CYV15G0101DXB-BBXC 单通道的HOTLink II ™收发器[ Single-channel HOTLink II⑩ Transceiver ] 39 页

CYPRESS

 		CYV15G0101DXB-BBXI 单通道的HOTLink II ™收发器[ Single-channel HOTLink II⑩ Transceiver ] 39 页

CYPRESS

 		CYV15G0101EQ 多码率视频电缆均衡器（ SOIC ）[ Multi-Rate Video Cable Equalizer (SOIC) ] 10 页

CYPRESS

 		CYV15G0101EQ_07 多速率视频电缆均衡器[ Multi Rate Video Cable Equalizer ] 10 页

CYPRESS

 		CYV15G0102EQ 多码率视频电缆均衡器[ Multi-Rate Video Cable Equalizer ] 10 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于达普

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：smail@ic72.com

服务时间：周一至周六 8:30-17:30

达普官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.180901s