HYS64V32220GD(L)-8A
PC100 144 pin SO-DIMM SDRAM Modules
o
Operating Currents per memory bank (T = 0 to 70 C, Vdd = 3.3V ± 0.3V
A
(Recommended Operating Conditions unless otherwise noted)
Symb.
Note
Parameter & Test Condition
OPERATING CURRENT
-8A
trc=trcmin., tck=tckmin.
ICC1
TBD
TBD
mA
mA
mA
1
1
Ouputs open, Burst Length = 4, CL=3
All banks operated in random access,
all banks operated in ping-pong manner
to maximize gapless data access
PRECHARGE STANDBY CURRENT in tck = min.
Power Down Mode
ICC2P
mA
tck = Infinity
ICC2PS
ICC2N
TBD
TBD
mA
mA
1
1
CS =VIH (min.), CKE<=Vil(max)
PRECHARGE STANDBY CURRENT in tck = min.
Non-Power Down Mode
tck = Infinity
ICC2NS
ICC3N
ICC3P
ICC4
TBD
TBD
TBD
TBD
mA
mA
mA
1
1
1
CS = VIH (min.), CKE>=Vih(min)
NO OPERATING CURRENT
CKE>=VIH(min.)
CKE<=VIL(max.)
tck = min., CS = VIH(min),
active state ( max. 4 banks)
BURST OPERATING CURRENT
tck = min.,
Read command cycling
mA 1,2
AUTO REFRESH CURRENT
tck = min.,
Auto Refresh command cycling
ICC5
ICC6
1
TBD
TBD
mA
SELF REFRESH CURRENT
Self Refresh Mode, CKE=0.2V
L-version
mA
1
Notes:
1. These parameters depend on the cycle rate. These values are measured at 100 MHz for -8A modules.
Input signals are changed once during tck, excepts for ICC6 and for standby currents when tck=infinity.
2. These parameters are measured with continuous data stream during read access and all DQ toggling. CL=3
and BL=4 is assumed and the VDDQ current is excluded.
INFINEON Technologies
6