请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

CYM9267PM-100C

型号：

CYM9267PM-100C

品牌：

CYPRESS[ CYPRESS ]

页数：

13 页

PDF大小：

227 K

下载PDF手册
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
64K/128K/256K/512K x 72 SRAM Modules  
face mount packages on an epoxy laminate board with pins.  
The modules are designed to be incorporated into large mem-  
ory arrays.  
Features  
• Operates at 133 MHz  
• Uses 128K x 18, or 256K x 18 high performance syn-  
chronous SRAMs  
The module is configured as either one or two banks, where  
each bank has separate chip select and output enable con-  
trols. Separate clocks are provided for every pair of SRAMs.  
• 168-position Angled DIMM from Amp p/n 179508-2  
• 3.3V inputs/data outputs  
Multiple ground pins and on-board decoupling capacitors en-  
sure high performance with maximum noise immunity.  
Functional Description  
All components on the cache modules are surface mounted on  
a multi-layer epoxy laminate (FR-4) substrate. The contact  
pins are plated with 150 micro-inches of nickel covered by 30  
micro-inches of gold flash.  
The CYM9265, CYM9266, CYM9267, and the CYM9268 are  
high-performance synchronous memory modules organized  
as 64K(9265), 128K(9266), 256K(9267), or 512K(9268) by 72  
bits. These modules are constructed from either 128K x  
18(9265,9266,9267) or 256K x 18(9268) SRAMs in plastic sur-  
LogicBlockDiagram- CYM9265  
Vcc3  
R2  
Vcc3  
R4  
A[15:0]  
WE[7:0]  
DQ[0:15]  
DQP[0:1]  
R3  
ADSP  
A15:0  
OE[0:1]  
ADSP  
OE  
OE0  
D[0:63]  
DP[0:7]  
CS[0:1]  
CS0  
CS  
WEH  
WEL  
R1  
ADSC  
CLK  
BANK 0  
CLK[0:3]  
R1, R2, R3, R4 are optional resistors  
R1, R2, R4 are mounted for access using ADSC  
R3, R2, R4 are mounted for access using ADSP  
PD  
PD  
1
0
GND NC  
BANK 0  
64Kx72  
9265-1  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
June 14, 2000  
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
LogicBlockDiagram- CYM9266/CYM9267  
Vcc3  
R2  
Vcc3  
R4  
A[17:0]  
WE[0:7]  
ADSP  
DQ[0:15]  
A17:0 DQP[0:1]  
R3  
OE[0:1]  
ADSP  
OE  
OE0  
D[0:63]  
DP[0:7]  
CS[0:1]  
CE0  
CS  
WEH  
WEL  
ADSC  
CLK  
R1  
BANK 0  
CLK[0:3]  
D[0:15]  
DQ[0:1]  
A17:0  
ADSP  
OE  
OE1  
CE1  
R1, R2, R3, R4 are optional resistors  
R1, R2, R4 are mounted for access using ADSC  
R3, R2, R4 are mounted for access using ADSP  
CS  
WEH  
WEL  
PD  
PD  
1
0
ADSC  
CLK  
NC  
GND  
BANK 0  
128Kx72  
256KX72  
GND GND  
BANK 0 & 1  
BANK 1  
9265-2  
2
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
LogicBlockDiagram- CYM9268  
Vcc3  
R2  
Vcc3  
R4  
A[17:0]  
WE[0:7]  
DQ[0:15]  
DQP[0:1]  
R3  
ADSP  
A17:0  
OE[0:1]  
ADSP  
OE  
OE0  
D[0:63]  
DP[0:7]  
CS[0:1]  
CE0  
CS  
WEH  
WEL  
ADSC  
CLK  
R1  
BANK 0  
CLK[0:3]  
D[0:15]  
DQ[0:1]  
A17:0  
ADSP  
OE  
R1, R2, R3, R4 are optional resistors  
R1, R2, R4 are mounted for access using ADSC  
R3, R2, R4 are mounted for access using ADSP  
OE1  
CE1  
CS  
WEH  
WEL  
ADSC  
CLK  
PD  
PD  
1
0
NC  
NC  
BANK 0 & 1  
512KX72  
BANK 1  
9265-3  
Selection Guide  
Synchronous Cache Module  
CYM9266-133 / 100 CYM9267-133 /100  
Part Number  
Cache Size  
CYM9265-133 / 100  
CYM9268-133 /100  
512K x 72  
64K x 72  
128K x 72  
8 of 128K x 18  
133,100  
256K x 72  
8 of 128K x 18  
133,100  
SRAMs Used  
4 of 128K x 18  
133,100  
8 of 256K x 18  
133,100  
System Clock (MHz)  
Data t  
4.5, 5.5 ns  
4.5, 5.5 ns  
4.5, 5.5 ns  
4.5, 5.5 ns  
CO  
3
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Pin Configuration  
Dual Read-Out SIMM (DIMM)  
Top View  
GND  
1
2
3
4
5
6
7
85  
86  
GND  
D63  
D62  
VCC3  
D60  
D58  
GND  
D56  
D55  
DP  
7
D61  
87  
88  
89  
90  
91  
92  
93  
94  
GND  
D59  
D57  
GND  
8
DP  
6
9
D54  
10  
GND  
VCC3  
D53  
D51  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
95  
96  
D52  
D50  
GND  
D48  
D47  
GND  
D45  
D43  
GND  
D49  
97  
98  
DP5  
99  
VCC3  
100  
101  
102  
103  
104  
105  
106  
D46  
D44  
GND  
D42  
D40  
GND  
D39  
D37  
GND  
D35  
D33  
GND  
CLK3  
GND  
DP3  
D30  
VCC3  
D28  
GND  
D41  
DP  
4
VCC3  
D38  
D36  
GND  
D34  
D32  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
GND  
CLK2  
GND  
D31  
D29  
GND  
D27  
D26  
GND  
D24  
D25  
GND  
37  
38  
39  
40  
DP  
2
D23  
D22  
VCC3  
GND  
D21  
D20  
D19  
GND  
D17  
DP1  
VCC3  
D14  
D12  
GND  
D10  
D8  
D18  
GND  
D16  
D15  
GND  
D13  
D11  
GND  
D9  
41  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
DP  
0
GND  
VCC3  
D6  
D7  
D5  
GND  
D4  
GND  
D2  
D3  
D1  
D0  
VCC3  
GND  
PD1  
A17  
PD0  
NC  
GND  
A16  
A14  
GND  
A12  
GND  
A15  
A13  
VCC3  
A11  
A10  
GND  
A8  
A9  
GND  
A7  
67  
68  
69  
70  
71  
72  
73  
74  
A5  
A6  
GND  
A3  
A1  
ADSP  
GND  
CLK0  
GND  
WE6  
WE4  
GND  
WE2  
VCC3  
A4  
A2  
A0  
GND  
CLK1  
GND  
WE7  
WE5  
GND  
75  
160  
75  
77  
78  
79  
80  
81  
82  
83  
84  
161  
162  
163  
164  
165  
166  
167  
168  
WE3  
WE0  
WE1  
VCC3  
GND  
OE0  
CS0  
GND  
OE1  
CS1  
GND  
9260-4  
4
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Pin Definitions  
Signal  
Description  
V
3V Supply  
CC3  
GND  
Ground  
A[17:0]  
OE[1:0]  
WE[7:0]  
CS[1:0]  
Addresses From Processor  
Output Enables For The Two Banks  
Byte Write Enables  
Chip Select For The Two Banks  
Presence Detect Output Pins  
Data Lines From Processor  
Data Parity Lines From Processor  
Clock Lines To The Module  
Address Strobe From The Processor  
Signal Not Connected On Module  
Reserved  
PD –PD  
0
1
D[63:0]  
DP[7:0]  
CLK[0:3]  
ADSP  
NC  
RSVD  
Presence Detect Pins  
PD  
PD  
0
1
CYM9265 - Pipelined 64K x 72  
CYM9266 - Pipelined 128K x 72  
CYM9267 - Pipelined 256K x 72  
CYM9268 - Pipelined 512K x 72  
GND  
NC  
NC  
GND  
GND  
NC  
GND  
NC  
5
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
DC Input Voltage ........................................... –0.5V to +4.6V  
Maximum Ratings  
Output Current into Outputs (LOW)............................. 20 mA  
(Above which the useful life may be impaired. For user guide-  
lines, not tested.)  
Operating Range  
Storage Temperature ................................. –55°C to +125°C  
Ambient  
Ambient Temperature  
with Power Applied......................................... –0°C to +70°C  
Range  
Temperature  
V
CC  
Commercial  
0°C to +70°C  
3.3V ± 5%  
3.3V Supply Voltage to Ground Potential...... –0.5V to +4.5V  
DC Voltage Applied to Outputs  
in High Z State .............................................. –0.5V to +4.6V  
Electrical Characteristics Over the Operating Range  
Parameter  
Description  
Input HIGH Voltage  
Input LOW Voltage  
Output HIGH Voltage  
Output LOW Voltage  
Test Condition  
Min.  
2.0  
Max.  
V + 0.3  
CC  
Unit  
V
V
IH  
IL  
V
–0.3  
2.4  
0.8  
V
V
V
V
V
V
V
V
= Min., I = –4 mA  
OH  
V
OH  
CC  
CC  
CC  
CC  
CC  
CC  
V
= Min., I = 8 mA  
0.4  
V
OL  
OL  
I
I
I
I
V
V
V
V
Operating Supply Current  
Operating Supply Current  
Operating Supply Current  
Operating Supply Current  
= Max., I  
= Max., I  
= Max., I  
= Max., I  
= 0 mA, f = f  
= 0 mA, f = f  
= 1/t  
= 1/t  
1000  
1000  
1200  
2400  
mA  
mA  
mA  
mA  
CC (9265)  
CC (9266)  
CC (9267)  
CC (9268)  
CC  
CC  
CC  
CC  
OUT  
OUT  
OUT  
OUT  
MAX  
MAX  
MAX  
RC  
RC  
RC  
= 0 mA, f =f  
= 0 mA, f = f  
= 1/t  
= 1/t  
MAX  
RC  
Capacitance[1]  
Parameter  
Description  
Test Conditions  
Max.  
9265  
9266  
9267  
9268  
9265  
9266  
9267  
9268  
9265  
9266  
9267  
9268  
9265  
9266  
9267  
9268  
Max.  
24  
14  
20  
40  
24  
16  
20  
40  
9
Unit  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
pF  
C
Address Input Capacitance  
Control Input Capacitance  
Input/Output Capacitance  
Clock Capacitance  
T = 25°C, f = 1 MHz,  
A
A
V
= 5.0V  
CC  
C
T = 25°C, f = 1 MHz,  
A
I
V
= 5.0V  
CC  
C
T = 25°C, f = 1 MHz,  
A
O
V
= 5.0V  
CC  
5
8
16  
6
C
T = 25°C, f = 1 MHz,  
A
CLK  
V
= 5.0V  
CC  
3
5
10  
Note:  
1. Tested initially and after any design or process changes that may affect these parameters.  
6
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
AC Test Loads and Waveforms[3]  
R1  
V
CCQ  
OUTPUT  
ALL INPUT PULSES  
OUTPUT  
3.3V  
GND  
90%  
90%  
R = 50  
Ω
L
10%  
3 ns  
R2  
10%  
5 pF  
V =1.5V  
L
INCLUDING  
JIG AND  
SCOPE  
3 ns  
≤
≤
[2]  
9260-5  
(a)  
(b)  
9660-6  
Switching Characteristics Over the Operating Range  
CYM9265/66/67/68  
133 MHz 100 MHz  
Parameter  
Description  
Min.  
Max.  
Min.  
Max.  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Clock Cycle Time  
Clock HIGH  
7.5  
1.9  
1.9  
2
10  
3.5  
3.5  
2
CYC  
CH  
Clock LOW  
CL  
Address Set-Up Before CLK Rise  
Address Hold After CLK Rise  
Data Output Valid After CLK Rise  
Data Output Hold After CLK Rise  
ADSP, ADSC Set-Up Before CLK Rise  
ADSP, ADSC Hold After CLK Rise  
WH, WL Set-Up Before CLK Rise  
WH, WL Hold After CLK Rise  
Data Input Set-Up Before CLK Rise  
Data Input Hold After CLK Rise  
Chip Select Set-Up  
AS  
0.5  
0.5  
AH  
4.5  
5.5  
CO  
3
2
3
DOH  
ADS  
ADSH  
WES  
WEH  
DS  
3.1  
0.5  
2
0. 5  
2
0.5  
2
0.5  
2
0.5  
2
0.5  
2
DH  
CSS  
CSH  
EOZ  
EOV  
Chip Select Hold After CLK Rise  
0.5  
0.5  
[4]  
OE HIGH to Output High Z  
7
7
OE LOW to Output Valid  
4.5  
5.5  
Notes:  
2. Resistor values for VCCQ=3.3V are R1 = 317Ω and R2 = 351 Ω.  
3. Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output  
loading of the specified IOL/IOH and load capacitance. Shown in (a) and (b) of AC Test Loads. All measurements are made at room temperature.  
4. tEOZ is specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.  
7
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Switching Waveforms  
Write  
Single Write  
Burst Write  
Pipelined Write  
t
Unselected  
CH  
t
CYC  
CLK  
t
ADH  
t
ADS  
t
ADSP ignored with CE inactive  
CL  
1
ADSP  
ADSC  
ADV  
t
ADH  
t
ADSC initiated write  
ADS  
t
t
ADVH  
ADVS  
t
ADV Must Be Inactive for ADSP Write  
WD2  
AS  
WD3  
WD1  
ADD  
GW  
WE  
t
AH  
t
WH  
t
WH  
t
WS  
t
WS  
t
t
CES  
CE masks ADSP  
CEH  
1
CE  
1
t
t
CEH  
CES  
Unselected with CE  
2
CE  
2
CE  
3
t
CES  
t
CEH  
OE  
t
DH  
t
DS  
High-Z  
High-Z  
Data  
In  
3a  
2a  
= UNDEFINED  
2d  
1a  
2b  
2c  
= DON’T CARE  
8
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Switching Waveforms (continued)  
Read  
Burst Read  
Single Read  
Unselected  
t
t
CYC  
CH  
Pipelined Read  
CLK  
t
t
ADH  
ADS  
t
ADSP ignored with CE inactive  
CL  
1
ADSP  
t
ADS  
ADSC initiated read  
ADSC  
ADV  
t
ADVS  
t
ADH  
Suspend Burst  
t
t
ADVH  
AS  
ADD  
GW  
WE  
RD3  
RD1  
RD2  
t
AH  
t
WS  
t
WS  
t
WH  
t
t
CES  
CEH  
t
WH  
CE masks ADSP  
1
CE  
CE  
1
2
Unselected with CE  
2
t
t
CES  
t
CEH  
CE  
OE  
3
CES  
t
EOV  
t
CEH  
t
OEHZ  
t
DOH  
t
CO  
Data Out  
2c  
1a  
3a  
2d  
2a  
2b  
t
CLZ  
t
CHZ  
= DON’T CARE  
= UNDEFINED  
9
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Switching Waveforms (continued)  
Read / Write  
Single Read  
Single Write  
Unselected  
Burst Read  
t
CYC  
t
CH  
Pipelined Read  
CLK  
t
t
ADH  
ADS  
t
ADSP ignored with CE inactive  
CL  
1
ADSP  
ADSC  
ADV  
t
ADS  
t
t
ADVS  
ADH  
t
AS  
t
ADVH  
ADD  
RD1  
WD2  
RD3  
t
AH  
GW  
WE  
t
WS  
t
t
WS  
WH  
t
CES  
t
t
CEH  
WH  
CE masks ADSP  
1
CE  
CE  
1
2
t
CES  
t
CEH  
CE  
3
t
t
EOV  
CES  
t
CEH  
OE  
t
EOHZ  
t
t
DS  
t
DH  
DOH  
See Note.  
2a  
t
EOLZ  
3b  
Out  
3c  
3d  
3a  
Out  
Data In/Out  
1a  
2a  
In  
Out  
Out  
Out  
Out  
t
CO  
t
CHZ  
= UNDEFINED  
= DON’T CARE  
10  
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Switching Waveforms (continued)  
Pipeline Timing  
t
t
t
CYC  
CL  
CH  
CLK  
t
AS  
WD1  
WD2  
WD3  
WD4  
RD1  
RD2  
RD3  
RD4  
ADD  
t
t
ADS  
ADH  
ADSC initiated Reads  
ADSC  
ADSP initiated Reads  
ADSP  
ADV  
t
t
CEH  
CES  
CE  
1
CE  
t
t
WEH  
WES  
WE  
ADSP ignored  
with CE HIGH  
1
OE  
t
t
CLZ  
Data In/Out  
1a  
In  
1a  
2a  
3a  
4a  
2a  
In  
3a  
In  
4a  
Out Out Out Out  
In  
CO  
t
DOH  
Back to Back Reads  
= DON’T CARE  
t
CHZ  
= UNDEFINED  
11  
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Ordering Information  
Speed  
Package  
Operating  
(MHz)  
Ordering Code  
CYM9265PM-100C  
CYM9266PM-100C  
CYM9267PM-100C  
CYM9268PM-100C  
CYM9265PM-133C  
CYM9266PM-133C  
CYM9267PM-133C  
CYM9268PM-133C  
Name  
PM43  
PM44  
PM44  
PM44  
PM43  
PM44  
PM44  
PM44  
Package Type  
Description  
Range  
100  
168-Pin Dual-Readout SIMM (DIMM) Sync 64K x 72  
168-Pin Dual-Readout SIMM (SIMM) Sync 128K x 72  
168-Pin Dual-Readout SIMM (DIMM) Sync 256K x 72  
168-Pin Dual-Readout SIMM (DIMM) Sync 512K x 72  
168-Pin Dual-Readout SIMM (DIMM) Sync 64K x 72  
168-Pin Dual-Readout SIMM (SIMM) Sync 128K x 72  
168-Pin Dual-Readout SIMM (DIMM) Sync 256K x 72  
168-Pin Dual-Readout SIMM (DIMM) Sync 512K x 72  
Commercial  
133  
Document #: 38-00779  
12  
CYM9265/CYM9266  
CYM9267/CYM9268  
PRELIMINARY  
Package Diagrams  
168-Pin Single-Sided DIMM PM43  
168-Pin Dual Sided DIMM PM44  
© Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use  
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize  
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress  
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.  
厂商 型号 描述 页数 下载

MERRIMAC

 		CYM-13R-9G 定向耦合器[ DIRECTIONAL COUPLER ] 2 页

SUMIDA

 		CYM-2B 滤波线圈\u003c SMD型： CYM系列\u003e[ Filter Coils < SMD Type: CYM Series> ] 2 页

ETC

 		CYM1220HD-10C X4 SRAM模块\n[ x4 SRAM Module ] 5 页

ETC

 		CYM1220HD-12C X4 SRAM模块\n[ x4 SRAM Module ] 5 页

ETC

 		CYM1220HD-12MB X4 SRAM模块\n[ x4 SRAM Module ] 5 页

ETC

 		CYM1220HD-15C X4 SRAM模块\n[ x4 SRAM Module ] 5 页

ETC

 		CYM1220HD-15MB X4 SRAM模块\n[ x4 SRAM Module ] 5 页

ETC

 		CYM1220HD-20MB X4 SRAM模块\n[ x4 SRAM Module ] 5 页

CYPRESS

 		CYM1240HD-25C [ SRAM Module, 256KX4, 25ns, CMOS, CDIP28, HERMETIC SEALED, MODULE, DIP-28 ] 1 页

CYPRESS

 		CYM1240HD-25MB [ SRAM Module, 256KX4, 25ns, CMOS, CDIP28, HERMETIC SEALED, MODULE, DIP-28 ] 1 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于达普

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：smail@ic72.com

服务时间：周一至周六 8:30-17:30

达普官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.197866s