HYS 72Vx3xxGR-8  
					PC100 Registered SDRAM-Modules  
					3.3 V 168-pin Registered SDRAM Modules  
					256 MB, 512 MB & 1 GB Densities  
					•
					168-pin JEDEC Standard, Registered 8 Byte  
					Dual-In-Line SDRAM Modules for Server  
					main memory applications using memory  
					frequencies up to 100MHz  
					•
					Programmable CAS Latency, Burst Length,  
					and Wrap Sequence (Sequential &  
					Interleave)  
					•
					•
					•
					•
					Auto Refresh (CBR) and Self Refresh  
					All inputs and outputs are LVTTL compatible  
					Serial Presence Detect with E2PROM  
					•
					One bank 32M × 72 and 64M × 72  
					organization, two bank 128M × 72  
					organization  
					•
					•
					Optimized for ECC applications with very low  
					input capacitances  
					Utilizes SDRAMs in TSOPII-54 packages  
					with registers and PLL.The two bank module  
					uses stacked TSOP54 packages.  
					Programmed Latencies:  
					•
					•
					Card Size: 133.35 mm × 43.18 mm with  
					Gold contact pads (JEDEC MO-161)  
					CL tRCD  
					tRP  
					2
					2
					2
					These Registered DIMM modules support  
					operation in “registered” and “buffered” mode  
					•
					•
					Single + 3.3 V (± 0.3 V) power supply  
					Performance:  
					-8  
					registered buffered  
					Unit  
					Operation mode  
					fCK  
					tCK  
					tAC  
					Clock Frequency (max.)  
					Clock Cycle Time (min.)  
					Clock Access Time (max.)  
					100  
					10  
					6
					66  
					15  
					6
					MHz  
					ns  
					ns  
					The HYS 72Vx3xxGR-8 family are industry standard 168-pin 8-byte Dual in-line Memory Modules  
					(DIMMs) which are organized as 32M × 72, 64M × 72 & 128M × 72 high speed memory arrays  
					designed with Synchronous DRAMs (SDRAMs) for ECC applications. All control and address  
					signals are registered on-DIMM and the design incorporates a PLL circuit for the Clock inputs. Use  
					of an on-board register reduces capacitive loading on the input signals but are delayed by one cycle  
					in arriving at the SDRAM devices. Decoupling capacitors are mounted on the PC board. The DIMMs  
					use a serial presence detects scheme implemented via a serial E2PROM using the 2-pin I2C  
					protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes are  
					available to the end user. All Infineon 168-pin DIMMs provide a high performance, flexible 8-byte  
					interface in a 133.35 mm long footprint. The PCB layout is based on latest industry PC133/PC100  
					standard gerber files. Besides standard PC100 applications, this module family is intended for  
					applications where Registered DIMM modules are used in “buffered mode” at a 67 MHz memory  
					bus speed.  
					INFINEON Technologies  
					1
					9.01