CYONS2001-LBXC,PDF,CYONS2001-LBXC PDF资料,Datasheet,下载CYONS2001-LBXC技术资料

CYONS2001

OvationONS™ II

Wirele s Laser Navigation System-on-Chip

Wireless Laser Navigation System-on-Chip

Features

Description

■ Programmable blocks

The CYONS2001 is a member of Cypress Semiconductor’s

second generation laser navigation system-on-chip (SoC) family

of products. Powered by the high speed and high precision

OptiCheck™ technology, along with the world leading PSoC

technology, this family integrates the sensor, boost power

regulator, and MCU functions into one chip. Bundled with the

VCSEL into one package, the combination forms the market’s

first true mouse-on-a-chip solution.

❐ Highly integrated wireless mouse-on-a-chip with

programmable PSoC^®microcontroller unit (MCU)

❐ 16 KB flash memory

❐ 2 KB static RAM (SRAM)

❐ Internal 24-, 12-, or 6-MHz main oscillator (IMO)

❐ Internal 32-kHz low speed oscillator (ILO)

❐ 16-bit data report enables simultaneous high speed and high

resolution tracking

The CYONS2001 is the version that is designed for general

purpose wireless mouse applications. Enabled by the Cypress

0.13-micron mixed signal process technology, the device

integrates the OptiCheck sensor with MCU into a single silicon

chip that enables seamless communication between sensor and

a wireless radio integrated circuit (IC). The sensor provides the

best translation of precise hand motion into cursor motion on the

PC.

■ Tracking performance

❐ Selectable resolution of 400, 800, or 1600 counts per inch

(CPI), independent of speed

❐ High speed with high accuracy tracking

❐ Speed up to 30 inches per second (in/s)

❐ Acceleration up to 20 g

This highly integrated solution is programmable. It provides

mouse suppliers the ease-of-use to design a single PCB system

and customize their product. With the VCSEL integrated in the

same package, designers do not need to calibrate the laser

power during the manufacturing process. This greatly increases

production throughput and reduces manufacturing costs.

■ Peripheral Interface

❐ SPI master interface to radio for wireless applications

❐ Fast or standard mode I²C

■ 28 general purpose input/output (GPIO) pins

❐ Port 0 – 8 bits

❐ Port 1 – 8 bits with high current capability, regulated output

The innovative technology of OvationONS™ II provides high

precision, high speed motion tracking, and low power

consumption. Designers can select from a family of integration

options, ranging from low power to high performance, to target

different types of wired and wireless design applications.

voltage, and 5 V input tolerance

❐ Port 2 – 8 bits

❐ Port 3 – 4 bits

■ Power

The CYONS2001 solutions have a small form factor. Along with

the lens, each package forms a complete and compact laser

tracking system. This datasheet describes the detailed

technology capabilities of the CYONS2001.

❐ Internal power system enables operation from battery or

external 2.7 to 3.6 V supply

❐ Battery input voltage of 0.8 V to 3.6 V enables operation from

single or dual series cells

❐ Self adjusting power saving modes

Figure 1. CYONS2001/CYONSLENS2000 (2-Piece System)

■ On-chip laser

❐ Vertical cavity surface emitting laser (VCSEL) integrated

within the sensor package

❐ No calibration or alignment needed

❐ Electrostatic discharge (ESD) immunity: 2000 V human body

model (HBM)

❐ Wavelength: 840 to 870 nm

❐ IEC 60825-1 Class 1 safety: built-in eye-safe fault tolerant

laser drive circuitry

■ Snap-on lens

❐ Molded optic: Self-aligning snap-on molded lens

❐ 6 mm distance between the printed circuit board (PCB) and

tracking surface

Cypress Semiconductor Corporation

Document Number: 001-44045 Rev. *G

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised January 3, 2011

[+] Feedback

CYONS2001

Contents

OvationONS II Family Performance Table...................... 3

OvationONS II Family Applications ................................ 3

OvationONS II Family Functional Description............... 3

Pin Description ................................................................. 5

Microcontroller System.................................................... 7

Features............................................................................. 7

PSoC Functional Overview.............................................. 8

The PSoC Core........................................................... 8

The Analog Multiplexer System................................... 8

Additional System Resources ..................................... 8

Getting Started.................................................................. 8

Application Notes ........................................................ 8

Development Kits ........................................................ 8

Training ....................................................................... 8

CYPros Consultants.................................................... 8

Solutions Library.......................................................... 8

Technical Support ....................................................... 8

Development Tools .......................................................... 9

PSoC Designer Software Subsystems........................ 9

Designing with PSoC Designer..................................... 10

Select User Modules ................................................. 10

Configure User Modules............................................ 10

Organize and Connect .............................................. 10

Generate, Verify, and Debug..................................... 10

Power Supply Connections........................................... 11

Overview ................................................................... 11

Understanding DVDD................................................ 11

AVDD, VREGA, and VREGD.................................... 11

Using Battery Power.................................................. 11

Using External Power................................................ 11

Filtering and Grounding............................................. 11

Wireless Mouse Application Example.......................... 12

Electrical Specifications ................................................ 13

Absolute Maximum Ratings....................................... 13

Operating Conditions................................................. 13

Power Consumption Specifications........................... 14

Power Specifications................................................. 15

DC General Purpose I/O Specifications.................... 16

DC Analog Mux Bus Specifications........................... 17

DC Low Power Comparator Specifications ............... 17

DC POR and LVD Specifications .............................. 17

DC Programming Specifications ............................... 18

AC Chip Level Specifications .................................... 19

AC General Purpose I/O Specifications .................... 19

AC External Clock Specifications.............................. 20

AC Analog Mux Bus Specifications........................... 20

AC Programming Specifications................................ 20

AC SPI Specifications ............................................... 21

AC Comparator Specifications .................................. 24

AC I2C Specifications................................................ 24

PCB Land Pads and Keepout Zones ........................ 25

Orientation of Axes.................................................... 26

PCB Mounting Height and Thickness........................ 26

Thermal Impedances ................................................ 27

Solder Reflow Peak Temperature ............................. 27

Laser Safety Considerations......................................... 28

Laser Output Power .................................................. 28

Laser Output Power Test Procedure......................... 28

Registration Assistance............................................. 28

Development Tool Selection ......................................... 29

Software .................................................................... 29

Mouse Design Kits .................................................... 29

Development Kits ...................................................... 29

Evaluation Tools........................................................ 29

Device Programmers................................................. 30

Third Party Tools....................................................... 30

Package Diagrams.......................................................... 31

Ordering Information...................................................... 32

Ordering Code Definition........................................... 32

Document Conventions ................................................. 33

Acronyms Used......................................................... 33

Units of Measure ....................................................... 33

Numeric Naming........................................................ 33

Document History Page................................................. 34

Sales, Solutions, and Legal Information ...................... 34

Worldwide Sales and Design Support....................... 34

Products.................................................................... 34

PSoC Solutions......................................................... 34

Document Number: 001-44045 Rev. *G

Page 2 of 35

[+] Feedback

CYONS2001

OvationONS II Family Performance Table

Parameter

Variable resolution

Maximum speed

Maximum acceleration

Integrated MCU

CapSense^®

CYONS2000

CYONS2001

CYONS2100

CYONS2101

CYONS2110

Unit

CPI

in/s

g

400, 800, 1600 400, 800, 1600

400–3200

30

20

Yes

No

16

2

30

20

Yes

No

16

2

75

30

Yes

No

32

2

75

30

Yes

No

32

2

75

30

Yes

–

26 inputs

32

–

Flash

KB

–

SRAM

2

Interfaces

Full-speed USB

4-wire SPI

up to 28 GPIOs

4-wire SPI

up to 28 GPIOs

Full-speed USB

4-wire SPI

up to 28 GPIO

4-wire SPI

up to 28 GPIOs

Full-speed USB

4-wire SPI

up to 28 GPIOs

Battery supply voltage

USB supply voltage

External supply voltage

Zero motion

NA

4.25 to 5.25

2.7 to 3.6

1

0.8 to 3.6

NA

4.25 to 5.25

2.7 to 3.6

1

0.8 to 3.6

NA

0.8 to 3.6

4.25 to 5.25

2.7 to 3.6

1

V

2.7 to 3.6

1

2.7 to 3.6

1

V

Count

In addition to controlling the navigation engine, the PSoC MCU

also serves as the main application processor. Based on

Cypress’s M8C architecture, the PSoC supports a rich

instruction set, multiple processor speeds, and flexible GPIOs.

Its IMO requires no external crystal. On-chip flash and RAM

allow entire navigation systems to be implemented with the

single SoC.

OvationONS II Family Applications

■ Wired and wireless laser mice

❐ Gaming, graphic design, desktop, and mobile mice

■ Optical trackballs

■ Battery powered devices

The OvationONS II family supports a wide range of powering

options. Internal regulators minimize the need for external

circuitry. Depending on the product selected, the device can be

powered from a USB 5-V supply, from a single battery, from dual

batteries, or from an external supply. The configuration and use

of the power blocks are controlled with the integrated PSoC.

■ Motion sensing applications

OvationONS II Family Functional Description

The OvationONS II family is a two-piece laser navigation SoC kit

containing the integrated IC package and the molded lens.

Wired sensors include integrated full-speed USB. As with the

navigation engine and power system, the USB block is controlled

by the integrated PSoC.

The 2-kV ESD-rated IC package integrates the VCSEL and laser

sensor SoC. Depending on the product selected, the SoC

includes an MCU, flash, SRAM, two internal oscillators,

CapSense system, battery boost regulator, power regulator, and

full-speed USB.

All sensors support a 4-wire SPI interface. A typical use of the

SPI interface is to provide access to a radio for wireless

applications. An I²C interface is also included with all devices.

The molded lens collimates the VCSEL beam and images the

light scattered from the tracking surface onto the sensor portion

of the laser detector. The lens has features for registration to the

package and easily snaps on to the PC board.

The CYONS2110 device also supports CapSense functions,

allowing additional features and differentiation in end products.

All features of the OvationONS II family are configured using

Cypress’s PSoC Designer™ software, allowing fast application

development and time to market.

At the heart of the system is the OptiCheck laser navigation

engine. It supports all functions required for tracking, including

laser power control, resolution control, and self-adjusting power

reduction, which reduces power consumption when motion

stops. The laser output power is pre-calibrated to meet the eye

safety requirements of IEC 60825 Class 1.

The OvationONS II family block diagram is shown on Figure 2 on

page 4. It shows a true SoC solution that enables design cycle

reductions along with savings on manufacturing, PCB area, and

component inventory management. The packaged solution

delivers a fully integrated system that demonstrates tracking

performance with efficient power consumption.

The navigation engine is accessed and controlled by an

integrated PSoC-based MCU. The interface between the two

blocks is through a system bus and a collection of navigation

engine interrupts. Full details are available in the OvationONS II

Laser Navigation System-on-Chip TRM (Technical Reference

Manual) or in the PSoC Designer integrated development

environment (IDE) software.

Document Number: 001-44045 Rev. *G

Page 3 of 35

[+] Feedback

CYONS2001

Figure 2. Block Diagram

OptiCheckTM

Navigation

System

Ovation II

Power

System

3.3V Regulator

Boost Regulator

Resolution

Control

VCSEL

Laser

Control

DSP

Battery

Filter

Power Control

POWER BUS

Port 3

1.8V

PSoC

Core

Port 2

Port 1

Port 0

Analog

Regulator

PSoC CORE

SYSTEM BUS

Global Analog Interconnect

Flash

Nonvolatile Memory

SRAM

Supervisory ROM (SROM)

Interrupt

Controller

Sleep and

Watchdog

CPU Core (M8C)

32 kHz Internal Low Speed

Oscillator (ILO)

6/12/24 MHz Internal Main Oscillator (IMO)

Multiple Clock Sources

SYSTEM BUS

Full

Speed

USB

Internal

Voltage

References

POR

and

LVD

SPI

Master/

Slave

Three 16-Bit

Programmable

Timers

System

Resets

Digital

Clocks

I2C

Slave

ADC

CapSense

System

SYSTEM RESOURCES

NOTE: Shaded blocks indicate optional functions - Refer to OvationONS^TMII Family Performance Table for details

Document Number: 001-44045 Rev. *G

Page 4 of 35

[+] Feedback

CYONS2001

Pin Description

This section describes, lists, and illustrates the CYONS2001 device pins and pinout configurations. The CYONS2001 is available in

a 42-pin quad flat no-leads (QFN) package.

Table 1. CYONS2001 Pin Description

Name

Digital

I

Analog

Notes

Active high external reset with internal pull down

Boost regulator ground

1

2

3

4

5

XRES

BOOST_GND

BOOST_IND

VBATT

Power

Boost regulator inductor

Boost regulator input

DVDD

Digital supply voltage and regulated output (see Power Supply

Connections on page 11)

6

VREGD

AVDD

VREGA

P2[7]

P1[5]

P1[3]

P2[3]

P2[5]

P1[7]

P1[1]

P3[3]

P1[0]

P3[5]

P1[6]

P1[2]

P2[2]

P3[7]

P3[1]

OCDE

AVSS

P2[1]

P2[0]

P1[4]

P2[4]

DVSS

P2[6]

P0[0]

P0[2]

P0[4]

P0[6]

P0[1]

Power

I/O

Power

Digital VREG

7

Power

Analog supply voltage

8

Power

Analog VREG

9

I

GPIO port 2 pin 7

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

IOHR

I/O

I

SPI MISO, I2C_SDA, GPIO port 1 pin 5

SPI CLK, GPIO port 1 pin 3

GPIO port 2 pin 3

I

I/O

I

GPIO port 2 pin 5

IOHR

I/O

I

SPI SS, I2C_SCL, GPIO port 1 pin 7

SPI MOSI, ISSP CLK^[1], I2C_SCL, GPIO port 1 pin 1

HCLK (OCD high speed clock output), GPIO port 3 pin 3

ISSP DATA^[1], I2C_SDA, GPIO port 1 pin 0

CCLK (OCD CPU clock output), GPIO port 3 pin 5

GPIO port 1 pin 6

I

I/O

I

IOHR

I/O

I

GPIO port 1 pin 2

I

GPIO port 2 pin 2

I/O

I

OCDOE (OCD mode direction pin), GPIO port 3 pin 7

OCDO (OCD odd data output), GPIO port 3 pin 1

OCDE (OCD even data output)

Analog ground

I/O

I

OCD

Power

I/O

OCD

Power

I

GPIO port 2 pin 1

I/O

I

GPIO port 2 pin 0

IOHR

I/O

I

EXT CLK, GPIO port 1 pin 4

GPIO port 2 pin 4

I

Power

I/O

Power

Digital ground

I

GPIO port 2 pin 6

I/O

GPIO port 0 pin 0

I/O

GPIO port 0 pin 2

I/O

GPIO port 0 pin 4

I/O

GPIO port 0 pin 6

I/O

GPIO port 0 pin 1

Document Number: 001-44045 Rev. *G

Page 5 of 35

[+] Feedback

CYONS2001

Table 1. CYONS2001 Pin Description (continued)

Name

Digital

I/O

Analog

Notes

37

38

39

40

41

42

CP

P0[3]

P0[5]

P0[7]

DNU

I

GPIO port 0 pin 3

GPIO port 0 pin 5

GPIO port 0 pin 7

Do not use

I/O

Do not use

VPROG

DVSS

Power

Power for ISSP

Center pad (CP) must be connected to digital ground

Legend: I=Input; O=Output; H=5 mA High Output Drive, R=Regulated Output, OCD=On-Chip Debug

Note

1. These are the in-system serial programming (ISSP) pins. Unlike other GPIOs, they are not high-impedance at power-on reset (POR). See the Technical Reference

Manual (TRM) at www.cypress.com or in the PSoC Designer development software for more details.

Document Number: 001-44045 Rev. *G

Page 6 of 35

[+] Feedback

CYONS2001

Figure 3. Pin Diagram

1

34

33

32

XRES

BOOST_GND

BOOST_IND

VBATT

AI, P0[4]

AI, P0[2]

AI, P0[0]

AI, P2[6]

DVSS

AI, P2[4]

AI, EXT CLK, P1[4]

AI, P2[0]

AI, P2[1]

AVSS

2

3

4

5

6

7

8

9

31

CYONS2001

DVDD

VREGD

AVDD

VREGA

AI, P2[7]

30

29

28

27

26

QFN

(Top View)

25

24

OCDE

AI, OCDO, P3[1]

23

■ Programmable pin configurations

❐ 25-mA sink current on all GPIOs

❐ Pull-up, high-Z, open drain, or strong drive modes on all

GPIOs

❐ Up to 28 analog inputs on GPIO

❐ Configurable inputs on all GPIOs

❐ Selectable, regulated digital I/O on port 1

• 3.3-, 2.5-, or 1.8-V output

❐ 3.0 V, 20 mA total port 1 source current

❐ 5-mA source current mode on ports 0 and 1

❐ Hot swap capable

Microcontroller System

Features

■ Powerful Harvard-architecture processor

❐ M8C processor speed up to 24 MHz

❐ Low power at high speed

❐ Interrupt controller

❐ Operating temperature range: +5 °C to +45 °C

■ Flexible on-chip memory

❐ 16 k flash program storage

50,000 erase and write cycles

■ Versatile analog mux

❐ 2 KB SRAM data storage

❐ Partial flash updates

❐ Common internal analog bus

❐ Flexible protection modes

❐ Simultaneous connection of I/O combinations

❐ High power supply rejection ratio (PSRR) comparator

❐ Low dropout voltage regulator for the analog array

❐ In-system serial programming (ISSP)

■ Complete development tools

❐ Free development tool (PSoC Designer™)

❐ Full featured in-circuit emulator (ICE) and programmer

❐ Full speed emulation

❐ Complex breakpoint structure

❐ 128 K trace memory

■ Precision programmable clocking

❐ Internal ±5.0% 6/12/24-MHz main oscillator

❐ Internal 32-kHz low speed oscillator

❐ Support for optional external 32-kHz crystal

■ Additional system resources

❐ SPI master and SPI slave

• Clock speed up to 12 MHz

❐ Three 16-bit timers

❐ Watchdog and sleep timers

❐ Internal voltage reference

❐ Integrated supervisory circuit

❐ Analog-to-digital converter (ADC)

❐ I²C slave

Document Number: 001-44045 Rev. *G

Page 7 of 35

[+] Feedback

CYONS2001

PSoC Functional Overview

Getting Started

Cypress's programmable system-on-chip (PSoC) on-chip

controllers combine dynamic, configurable analog and digital

blocks and an 8-bit MCU on a single chip, replacing multiple

discrete components while delivering advanced flexibility and

functionality. A PSoC device includes configurable analog and

digital blocks, and programmable interconnect. This architecture

can create customized peripheral configurations to match the

requirements of each individual application. Additionally, a fast

CPU, flash program memory, SRAM data memory, and

configurable I/O are included in a range of convenient pinouts.

For in depth information, along with detailed programming

details, see the PSoC^®Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification

information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the

wide variety of possible PSoC designs.

Development Kits

The architecture for this device family, as illustrated in Figure 2

on page 4, contains: the core, the navigation sensor, the power

system, and the system resources. A common, versatile bus

enables connection between I/O and the analog system. GPIO,

which provides access to the MCU and analog mux, is also

included.

PSoC Development Kits are available online from and through a

growing number of regional and global distributors, which

include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and

Newark.

Training

The PSoC Core

Free PSoC technical training (on demand, webinars, and

workshops), which is available online via www.cypress.com,

covers a wide variety of topics and skill levels to assist you in

your designs.

The PSoC core is a powerful engine that supports a rich

instruction set. The PSoC core encompasses SRAM for data

storage, an interrupt controller, sleep and watchdog timers, an

IMO, and an Internal Low Speed Oscillator ILO. The CPU core,

called the M8C, is a powerful processor with speeds up to

24 MHz. The M8C is a 4 miliion instructions per second (MIPS)

8-bit Harvard architecture microprocessor.

CYPros Consultants

Certified PSoC Consultants offer everything from technical

assistance to completed PSoC designs. To contact or become a

PSoC Consultant go to the CYPros Consultants web site.

System resources provide additional capability, such as

configurable USB and SPI master-slave communication

interface, three 16-bit programmable timers, and various system

resets supported by the M8C.

Solutions Library

Visit our growing library of solution focused designs. Here you

can find various application designs that include firmware and

hardware design files that enable you to complete your designs

quickly.

The Analog Multiplexer System

The analog mux bus connects to every GPIO pin. Pins are

connected to the bus individually or in any combination. Analog

signals may be routed to an internal ADC.

Technical Support

Technical support – including a searchable Knowledge Base

articles and technical forums – is also available online. If you

cannot find an answer to your question, call our Technical

Support hotline at 1-800-541-4736.

Other multiplexer applications include:

■ Chip-wide mux that enables analog input from any I/O pin

■ Crosspoint connection between any I/O pin combinations

Additional System Resources

System resources, some previously listed, provide additional

capability useful to complete systems. Additional resources

include low voltage detection and power on reset. The following

statements describe the merits of each system resource:

■ The SPI master/slave module

❐ Provides communication over three or four wires

❐ Runs at speeds of 46.9 kHz to 3 MHz (lower for a slower

system clock).

■ An I²C slave module

■ Low voltage detection (LVD) interrupts can signal the

application of falling voltage levels, while the advanced POR

circuit eliminates the need for a system supervisor.

■ An internal reference provides an absolute reference for

capacitive sensing.

Document Number: 001-44045 Rev. *G

Page 8 of 35

[+] Feedback

CYONS2001

Code Generation Tools

Development Tools

The code generation tools work seamlessly within the PSoC

Designer interface and have been tested with a full

PSoC Designer™ is the revolutionary Integrated Design

Environment (IDE) that you can use to customize PSoC to meet

your specific application requirements. PSoC Designer software

accelerates system design and time-to-market. Develop your

applications using a library of precharacterized analog and digital

peripherals (called User Modules) in a drag-and-drop design

environment. Then, customize your design by leveraging the

dynamically generated application programming interface (API)

libraries of code. Finally, debug and test your designs with the

integrated debug environment including in-circuit emulation

(ICE) and standard software debug features. PSoC Designer

includes:

range of debugging tools. You can develop your design in C,

assembly, or a combination of the two - the choice is yours.

Assemblers. The assemblers allow you to merge assembly

code seamlessly with C code. Link libraries automatically use

absolute addressing or are compiled in relative mode, and linked

with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available

that support the PSoC family of devices. The products allow you

to create complete C programs for the PSoC family devices. The

optimizing C compilers provide all the features of C tailored to

the PSoC architecture. They come complete with embedded

libraries providing port and bus operations, standard keypad and

display support, and extended math functionality.

■ Application Editor GUI for device and User Module

configuration and dynamic reconfiguration

■ Extensive User Module catalog

■ Integrated source code editor (C and Assembly)

■ Free C compiler with no size restrictions or time limits

■ Built in debugger

Debugger

PSoC Designer has a debug environment that provides

hardware in-circuit emulation (ICE), allowing you to test the

program in a physical system while providing an internal view of

the PSoC device. Debugger commands allow a designer to read

and program and read and write data memory, read and write I/O

registers, read and write CPU registers, set and clear break-

points, and provide program run, halt, and step control. The

debugger also allows the designer to create a trace buffer of

registers and memory locations of interest.

■ Integrated Circuit Emulation (ICE)

■ Built-in Support for Communication Interfaces:

❐ Hardware and software I²C slaves and masters

❐ Full-speed USB 2.0

❐ Up to 4 full-duplex UARTs, SPI master and slave, and Wire-

less

PSoC Designer supports the entire library of PSoC 1 devices and

runs on Windows XP, Windows Vista, and Windows 7.

Online Help System

The online help system displays online, context-sensitive help.

Designed for procedural and quick reference, each functional

subsystem has its own context-sensitive help. This system also

provides tutorials and links to FAQs and an Online Support

Forum to aid the designer.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view you choose a base device to work with and

then select different onboard analog and digital components

called user modules that use the PSoC blocks. Examples of user

modules are ADCs, DACs, amplifiers, and filters. You configure

the user modules for your chosen application and connect them

to each other and to the proper pins. Then you generate your

project. This prepopulates your project with APIs and libraries

that you can use to program your application.

In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is

available for development support. This hardware has the

capability to program single devices.

The emulator consists of a base unit that connects to the PC

using a USB port. The base unit is universal and operates with

all PSoC devices. Emulation pods for each device family are

available separately. The emulation pod takes the place of the

PSoC device in the target board and performs full speed

(24 MHz) operation.

The tool also supports easy development of multiple configura-

tions and dynamic reconfiguration. Dynamic reconfiguration

allows for changing configurations at run time. In essence, this

allows you to usemore than 100% of PSoC’s resources for a

given application.

Document Number: 001-44045 Rev. *G

Page 9 of 35

[+] Feedback

CYONS2001

the use of each user module parameter, and other information

you may need to successfully implement your design.

Designing with PSoC Designer

The development process for the PSoC® device differs from that

of a traditional fixed function microprocessor. The configurable

analog and digital hardware blocks give the PSoC architecture a

unique flexibility that pays dividends in managing specification

change during development and by lowering inventory costs.

These configurable resources, called PSoC Blocks, have the

ability to implement a wide variety of user-selectable functions.

The PSoC development process is summarized in four steps:

Organize and Connect

You build signal chains at the chip level by interconnecting user

modules to each other and the I/O pins. You perform the

selection, configuration, and routing so that you have complete

control over all on-chip resources.

Generate, Verify, and Debug

1. Select User Modules.

When you are ready to test the hardware configuration or move

on to developing code for the project, you perform the “Generate

Configuration Files” step. This causes PSoC Designer to

generate source code that automatically configures the device to

your specification and provides the software for the system. The

generated code provides APIs with high-level functions to control

and respond to hardware events at run time and interrupt service

routines that you can adapt as needed.

2. Configure user modules.

3. Organize and connect.

4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware

peripheral components called “user modules.” User modules

make selecting and implementing peripheral devices, both

analog and digital, simple.

A complete code development environment allows you to

develop and customize your applications in either C, assembly

language, or both.

The last step in the development process takes place inside

PSoC Designer’s debugger (access by clicking the Connect

icon). PSoC Designer downloads the HEX image to the ICE

where it runs at full speed. PSoC Designer debugging capabil-

ities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable

features, the debug interface provides a large trace buffer and

allows you to define complex breakpoint events that include

monitoring address and data bus values, memory locations and

external signals.

Configure User Modules

Each user module that you select establishes the basic register

settings that implement the selected function. They also provide

parameters and properties that allow you to tailor their precise

configuration to your particular application. For example, a pulse

width modulator (PWM) User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user

module parameters permit you to establish the pulse width and

duty cycle. Configure the parameters and properties to corre-

spond to your chosen application. Enter values directly or by

selecting values from drop-down menus. All the user modules

are documented in datasheets that may be viewed directly in

PSoC Designer or on the Cypress website. These user module

datasheets explain the internal operation of the user module and

provide performance specifications. Each datasheet describes

Document Number: 001-44045 Rev. *G

Page 10 of 35

[+] Feedback

CYONS2001

Power Supply Connections

Figure 4. Power Connections

CYONS2001

VBATT

4

3

Battery

0.8 - 3.6V

47 uH

BOOST_IND

22

Battery

Filter

Global

Analog

Interconnect

uF

Boost

Regulator

External 3.3V

Supply, 15

mA max

Digital

GND

5

7

DVDD

AVDD

10 nH

22 22

uF uF

VREGD

VREGA

6

8

Analog

GND

Digital

GND

1.8V PSoC

Core

Regulator

1.8V Analog

Regulator

1.8V Analog

Circuitry

3V Analog

Circuitry

1.8V Digital

Circuitry

3V Digital

Circuitry

Digital

GND

Analog

GND

Analog

GND

Digital

GND

Digital

GND

connected as shown in Figure 4. Do not run the device without

the appropriate bypass capacitors, or excessive voltage may be

generated across the inductor.

Overview

The CYONS2001 incorporates a powerful and flexible powering

system. It can be powered from one of two sources: a battery

(one cell or two cells in series) or an external 3.3-V supply.

Additionally, the CYONS2001’s internal regulators can supply

current to external devices. This section describes the

capabilities and usage of the power system. Refer to Figure 4 for

a block diagram of the CYONS2001’s power system.

VBATT connects to an internal low pass filter. The filter output

can be routed through the global analog interconnect to the

device’s ADC, enabling the battery voltage to be monitored.

For designs using two series batteries, an option is to drive

VREGA directly from the battery output. Doing so reduces the

conversion loss in the boost regulator. However, care must be

taken to ensure that the battery voltage does not fall below

1.71 V.

Understanding DVDD

DVDD is a unique pin that can serve as either an input or an

output. When the device is powered from a battery (using the

boost regulator), DVDD acts as an output, providing a 3.3-V

voltage that can be used to power AVDD, VREGD, VREGA, and

external parts. When the device is powered from an external

3.3-V supply, DVDD acts as an input only.

Using External Power

The CYONS2001 can also be powered from an external source.

In this case, BOOST_GND should be connected to DVSS,

VDD5V, and BOOST_IND should be left unconnected, and the

external 3.3-V source should connect to DVDD. VBATT can be

connected to DVSS or left unconnected.

AVDD, VREGA, and VREGD

As with DVDD, these signals power the internal circuitry of the

device. Unlike DVDD, these are always inputs. They should be

connected as shown in Figure 4.

Filtering and Grounding

For all designs, it is important to provide proper grounding and

proper isolation between the analog and digital power supplies.

The analog and digital grounds should be isolated, except for a

single connection point that is placed very close to the device.

On the supply side, a L-C filter should be placed between AVDD

and DVDD, as shown in Figure 4.

Using Battery Power

For wireless applications, the device may be powered by the

boost regulator. In this configuration, BOOST_GND should be

connected to DVSS, BOOST_IND, and VBATT pins should be

Document Number: 001-44045 Rev. *G

Page 11 of 35

[+] Feedback

CYONS2001

Wireless Mouse Application Example

Figure 5 shows an implementation of a wireless mouse.

Figure 5. Wireless Mouse

2

1

D

V D

3 5

C V C 3

C V C 2

C V C 1

1 6

7

3

P A E D -

4 1

E G V R

V I O

4 0

3 3

G N D 1

1 2

V B A T 0

V B A T 1

V B A T 2

3 8

6

8

1

2

V R E G D

6

5

V S D S

3 0

D D D V

A V S S

2 5

V R E G A

A V D

8

7

D

Document Number: 001-44045 Rev. *G

Page 12 of 35

[+] Feedback

CYONS2001

Electrical Specifications

This section presents the DC and AC electrical specifications of the CYONS2001 device. For the most up-to-date electrical

specifications, confirm that you have the most recent datasheet by visiting http://www.cypress.com.

Absolute Maximum Ratings

Parameter

Storage temperature^[2]

Min

– 40

–15

Typ

25

–

Max

65

Unit

°C

V

Conditions

Case temperature

Operating temperature

Lead solder temperature

55

Case temperature

10 seconds

–

260

3.6

Supply voltage, DVDD, AVDD, VREGA,

and VREGD relative to DVSS)

–

Supply voltage, VBATT relative to DVSS

Electrostatic discharge (ESD)

I/O voltage relative to DVSS

Latch up current

–

3.6

2.0

V

kV

V

All pins, HBM MIL 883 method 3015

GPIO ports 0, 2, and 3

GPIO port 1

–0.5

–

DVDD + 0.5

5.5

–

V

–

100

mA

Maximum current into any GPIO pin

–25

+50

Operating Conditions

Parameter

Min

Typ

–

Max

Unit

°C

Conditions

Operating temperature

5

45

Power supply voltage

DVDD, AVDD, VREGD

VREGA

–

V

2.70

1.71

0.80

3.60

VBATT

Power supply rise time

100

–

6

–

µs

Supply noise - AVDD (sinusoidal)

Supply noise - V_DD, DVDD (sinusoidal)

Distance from PCB to tracking surface

PCB thickness

25

mV pp 10 kHz to 50 MHz

–

100

6.20

1.79

5.80

1.54

mm

See Figure 15 on page 25

Note

2. High storage temperature reduces flash data retention time specified in Table 7 on page 18. Recommended storage temperature is 25 ± 25 °C. Extended duration

above 65 °C can degrade reliability.

Document Number: 001-44045 Rev. *G

Page 13 of 35

[+] Feedback

CYONS2001

with four sets of sleep mode settings, enabling four levels of

sleep. By controlling the parameters of these four sleep modes,

the designer can tailor the solution to make appropriate tradeoffs

between power consumption and wakeup latency.

Power Consumption Specifications

Introduction

As described in Overview on page 11, the CYONS2001 has a

highly advanced power system, which can be used to develop

very low power applications. This section describes and

specifies the power consumption performance of the device.

The transition between sleep modes is under the control of the

CYONS2001’s digital signal processor (DSP) – no firmware

needs to be written to manage the transition between modes.

Each of the four available sleep modes is defined by three

parameters. These parameters are defined as registers that can

be controlled by firmware, either through direct register writes or

by using the NAV User Module in PSoC Designer.

Enabling Low-Power Modes

In some cases, designers may want to develop “always-on”

applications, with no power-saving modes and consequently no

wakeup latency in performance. In other applications,

conserving power is crucial, and power-saving modes are a firm

requirement. The CYONS2001 allows low power modes to be

enabled or disabled in firmware, either through register writes or

through the API in Cypress’s PSoC Designer development

software. The remainder of this section applies to applications

requiring power saving modes.

■ Sleep time: This is the amount of time that the device is in its

low power inactive state.

■ Motion threshold: This is the amount of motion required to bring

the device out of sleep.

■ Sleep mode time: This is the amount of time the device stays

inaparticularsleepmodebeforetransitioningtothenextlowest

sleep mode. Longer sleep times save power but have higher

wakeup latency.

Operating Modes

From a power consumption standpoint, consider these three

operating modes:

Figure 6 shows the flowchart for a particular sleep mode,

showing how the three parameters affect behavior.

■ Tracking mode: In this mode, the device is actively tracking on

a surface. It is the highest power mode of the device. The

current consumption has a slight dependence on speed and

surface. The current, however, is independent of resolution.

Calculating Power for Sleep Mode

The power consumption in sleep mode can be found by using a

duty cycle calculation. The sleep mode current is determined by

the tracking mode current, the inactive current, the time required

to check for motion (typically 2.9 ms), and the time between

check-for-motion events. The expected current consumption is

given by the formula

■ Inactive mode: In this mode, the device is in its lowest power

state. In inactive mode, the device cannot sense motion, but a

timer is running. The timer can generate an interrupt that can

wake the rest of the device and start tracking motion.

■ Sleep modes: In sleep modes, the device self-transitions

between tracking mode and inactive mode. The typical use of

sleep modes is when the device is at rest, but might still be

moved. In sleep modes, the CYONS2001 stays in inactive

mode for a fixed time, then wake up and check for motion. If

motion is detected, the device fully wakes up and begins

tracking. If no motion is detected, the device can go back to

sleep mode.

I_TRACK× 2.9 + I_INACT× T_SLEEP

----------------------------------------------------------------------------------

=

I_SLEEP

2.9 + T_SLEEP

where I_SLEEPis the sleep current, I_TRACKis the tracking current,

I_INACTis the inactive current, and T_SLEEPis the time (in ms) in

the low power state. For example, if the tracking current is

8.5 mA, the inactive current is 7.5 µA and the sleep time is

100 ms, then the expected sleep current is 0.25 mA.

Power Management Through Sleep Mode Control

Power management for the CYONS2001 consists of setting the

parameters that define the sleep modes. The device is equipped

Figure 6. Sleep Mode Flowchart

Enter from

higher sleep

mode

Go to sleep for N ms

Wake up, check for motion

Y

Go to active

tracking mode

Motion > threshold T?

N

Go to deeper

sleep mode

Y

Time in mode > M sec?

N

Document Number: 001-44045 Rev. *G

Page 14 of 35

[+] Feedback

CYONS2001

sum of I_SLEEPand I_REGBOOST. In both cases, the current drawn

from the battery must be adjusted by the voltage conversion ratio

Power Specifications

There are two ways to power the CYONS2001: external

powering and battery powering. Table 4 provides the current

consumption values for each mode.

and the boost regulator efficiency η_TRACKand η_INACT

.

Sleep current is achieved by activating “Navigation Sleep

Modes” in Cypress’s PSoC Designer development environment.

Doing so enables the sleep mode progressions described in

Operating Modes on page 14. If sleep modes are not activated,

the device current stays at tracking levels, even when the device

is not sensing motion.

With external powering, a 3-V supply is connected to DVDD,

AVDD, VREGD, and VREGA, and the internal regulator is turned

off. In this case, the current consumption during tracking is

I

_{TRACK_EXT}, and the consumption during sleep is I_SLEEP.

With battery powering, the device is powered by the internal

boost regulator. Total tracking current must include the current

consumed by the regulator itself, and is given by the sum of

I_TRACKand I_REGBOOST. Similarly, sleep current is given by the

I

_SBis the current in the lowest-power mode of the device. In this

mode, the CPU is halted and operation can only be restarted with

an external reset at the XRES pin.

Table 2. Power Specifications

Symbol

I_TRACK

Description

Conditions

Min

Typ

Max

Units

Tracking current into DVDD, 3.0 V, 25 °C, 5 in/s, 6 MHz IMO, 6 MHz CPU clock,

AVDD, VREGD, VREGA

–

6

9.5

mA

white surface, nominal tracking height

3.0 V, 25 °C, CPU in sleep state

I_INACT

I_SLEEP

Inactive current into DVDD,

AVDD, VREGD, VREGA

–

7

14

µA

Sleep current into DVDD,

AVDD, VREGD, VREGA

3.0 V, 25 °C

See Calculating Power for Sleep

Mode on page 14 for equation

I_REGBOOSTBoost regulator current

consumption

3.0 V at VBATT, 25 °C

–

20

90

70

–

µA

%

V

Boost converter efficiency,

tracking mode

1.2 V VBATT input, 47 µH inductor, 10 mA load,

400 kHz switching frequency

–

η_TRACK

Boost converter efficiency,

inactive mode

1.2 V VBATT input, 47 µH inductor

–

η_INACT

V_{BOOST_SET}Boost converter nominal

output

Programmed using PSoC Designer user module

calibration feature

2.7

3.3

[3]

V_BOOST

I_SB

Boost converter accuracy

Offset from set point

–10

–

4

+10

11

%

Shutdown current into DVDD, 3.0 V, 25 °C

AVDD, VREGD, VREGA, all

blocks off

µA

Note

3. Boost output specification requires use of calibrated user module in PSoC Designer version 5.0 Service Pack 6 or later.

Document Number: 001-44045 Rev. *G

Page 15 of 35

[+] Feedback

CYONS2001

DC General Purpose I/O Specifications

GPIOs are arranged into four ports. Ports 0, 1, and 2 have eight GPIO pins and Port 3 has four GPIO pins. Port 1 has an optional low

drop out (LDO) regulator that adjusts the port’s output voltage to 1.8, 2.5, or 3.0 V. Additionally, each GPIO pin can be independently

set to one of four drive modes: strong drive, open drain, pullup, or high-Z analog.

Rise and fall times are specified for 10% and 90% voltage values.

The following tables list guaranteed maximum and minimum specifications for the voltage range of 2.7 V to 3.6 V at the DVDD pin,

and over the temperature range 5 °C ≤ T_A≤ 45 °C. Typical parameters apply to 3.3 V at 25 °C and are for design guidance only.

Table 3. 2.7 V to 3.6 V DC GPIO Specifications

Symbol

R_PU

Description

Pull up resistor

Conditions

Min

4.0

Typ

5.6

–

Max

8.0

–

Units

kΩ

Pin configured for pullup mode.

V_OH1

High output voltage

Port 2 or 3 pins

I_OH< 10 μA, maximum of 10 mA

source current in all I/Os.

DVDD 0.2

V

V_OH2

V_OH3

High output voltage

Port 2 or 3 pins

I_OH= 1 mA, maximum of 20 mA

source current in all I/Os.

DVDD 0.9

DVDD 0.2

–

V

High output voltage

Port 0 or 1 pins with LDO regulator disabled source current in all I/Os.

for Port 1

I_OH< 10 μA, maximum of 10 mA

V_OH4

V_OH5

V_OH6

High output voltage

Port 0 or 1 Pins with LDO regulator

disabled for Port 1

I_OH= 5 mA, maximum of 20 mA

source current in all I/Os.

DVDD 0.9

2.85

–

3.00

–

3.30

–

V

High output voltage

Port 1 pins with LDO regulator enabled for of 4 I/Os all sourcing 5 mA.

3 V out

I_OH<10μA, DVDD>3.1V, maximum

High output voltage

I

_OH= 5 mA, DVDD > 3.1 V, maximum

2.20

Port 1 Pins with LDO Regulator Enabledfor of 20 mA source current in all I/Os.

3 V Out

V_OH7

V_OH8

V_OH9

V_OH10

V_OL

High output voltage

I_OH<10μA, DVDD>2.7V, maximum

2.35

1.90

1.60

1.20

–

2.50

–

2.75

–

V

Port 1 pins with LDO enabled for 2.5 V out of 20 mA source current in all I/Os.

High output voltage I_OH= 2 mA, DVDD > 2.7 V, maximum

Port 1 pins with LDO enabled for 2.5 V out of 20 mA source current in all I/Os.

High output voltage I_OH<10μA, DVDD>2.7V, maximum

Port 1 pins with LDO enabled for 1.8 V out of 20 mA source current in all I/Os.

High output voltage I_OH= 1 mA, DVDD > 2.7 V, maximum

Port 1 pins with LDO enabled for 1.8 V out of 20 mA source current in all I/Os.

1.80

–

2.10

–

Low output voltage

I_OL= 25 mA, DVDD > 3.3 V,

maximum of 60 mA sink current on

even port pins (for example, P0[2]

and P1[4]) and 60 mA sink current on

odd port pins (for example, P0[3] and

P1[5]).

–

0.75

V_IL

V_IH

V_H

Input low voltage

–

2.00

–

0.80

V

Input high voltage

–

Input hysteresis voltage

Input leakage (absolute value)

Pin capacitance

80

0.5

1.7

–

mV

µA

pF

I_IL

Gross tested to 1 μA.

–

1.0

8.0

C_PIN

Temp = 25 °C.

0.5

Document Number: 001-44045 Rev. *G

Page 16 of 35

[+] Feedback

CYONS2001

DC Analog Mux Bus Specifications

The analog mux bus can connect signals from GPIOs to and from internal analog blocks and other GPIOs. Table 4 lists guaranteed

maximum and minimum specifications for the entire voltage and temperature ranges.

Table 4. DC Analog Mux Bus Specifications

Parameter

R_SW

Description

Conditions

Min

–

Typ

–

Max

800

Unit

Ω

Switch resistance to common analog bus

Pin voltage < 1.8 V

R_GND

Resistance of initialization switch to DVSS Pin voltage < 1.8 V

–

Ω

DC Low Power Comparator Specifications

The device includes two general purpose comparators, using internal or external signals from the analog mux bus. Table 5 lists

guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 5. DC Comparator Specifications

Parameter

Description

Conditions

Min

Typ

Max

Unit

V_LPC

Low power comparator (LPC) common

mode

Maximum voltage limited to

DVDD.

0.0

–

1.8

V

I_LPC

LPC supply current

LPC voltage offset

–

10

40

30

μA

V_OSLPC

2.5

mV

DC POR and LVD Specifications

The device features two mechanisms for dealing with low power supply voltages. Both POR and LVD events occur when DVDD falls

below a threshold. A POR completely resets the device. An LVD generates an interrupt to the MCU, allowing the application developer

to better manage power supply drops.

The POR threshold is defined by bits 7 (HPOR) and 5:4 (PORLEV) and of the VLT_CR register at address E3h in register bank 1.

The LVD threshold is defined by bits 2:0 (VM) of the same register. Refer to the technical reference manual for more details.

Table 6 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 6. DC POR and LVD Specifications

Parameter

Description

DVDD Value for POR trip

PORLEV[1:0] = 00b, HPOR = 0

PORLEV[1:0] = 00b, HPOR = 1

PORLEV[1:0] = 01b, HPOR = 1

PORLEV[1:0] = 10b, HPOR = 1

Conditions

Min

Typ

Max

Unit

DVDD must be greater than or

equal to 1.71 V during startup,

reset from the XRES pin, or reset

from watchdog.

V_POR0

V_POR1

V_POR2

V_POR3

1.61

1.66

2.36

2.60

2.82

1.71

2.40

2.65

2.95

V

–

DVDD Value for LVD trip

VM[2:0] = 000b

VM[2:0] = 001b

VM[2:0] = 010b

VM[2:0] = 011b

VM[2:0] = 100b

VM[2:0] = 101b

VM[2:0] = 110b

V_LVD0

V_LVD1

V_LVD2

V_LVD3

V_LVD4

V_LVD5

V_LVD6

2.40^[4]

2.64^[5]

2.85^[6]

2.95

2.45

2.71

2.92

3.02

3.13

1.90

1.80

2.51

2.78

2.99

3.09

3.20

1.96

1.84

V

3.06

1.84

1.75^[7]

Notes

4. Always greater than 50 mV above V

5. Always greater than 50 mV above V

6. Always greater than 50 mV above V

7. Always greater than 50 mV above V

voltage for falling supply.

POR1

POR2

POR3

POR0

Document Number: 001-44045 Rev. *G

Page 17 of 35

[+] Feedback

CYONS2001

DC Programming Specifications

Table 7 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

The CYONS2001 must be properly powered for flash programming, with DVDD, AVDD, VREGD, and VREGA all held within the

specified range. A suitable option for power is to apply +5 V to VPROG, and to connect DVDD, AVDD, VREGD, and VREGA together.

In this option, there is no need to provide external power to the DVDD/AVDD/VREGD/VREGA node. If VPROG is not used, the

designer must include provisions for supplying DVDD, AVDD, VREGD, and VREGA externally.

Table 7. DC Programming Specifications

Parameter

Description

Conditions

Min

Typ

Max

Unit

V_5VPROG

Programming power for

VPROG

4.75

5.0

5.25

V

I_5VPROG

V_IW

I_DDP

V_ILP

V_IHP

I_ILP

VPROG current for

programming

–

2.7

–

5

–

25

3.6

25

V_IL

–

mA

V

Supply voltage for flash write V_IWapplied to DVDD, AVDD,

operations

VREGD, and VREGA

Supply current during

programming or verify

mA

V

Input low voltage during

programming or verify

See DC General Purpose I/O

Specifications on page 16.

–

Input high voltage during

programming or verify

See DC General Purpose I/O

Specifications on page 16.

V_IH

–

V

Input current when applying

V_ILPto ISSP CLK and ISSP

DATA pins during

Driving internal pull down resistor.

0.2

mA

programming or verify

I_IHP

Input current when applying

Driving internal pull down resistor.

–

1.5

mA

V_IHPto ISSP CLK and ISSP

DATA pins during

programming or verify

V_OLP

V_OHP

Output low voltage during

programming or verify

–

DVSS + 0.75

DVDD

V

Output high voltage during

programming or verify

DC General Purpose I/O Specifi-

cations on page 16.

V_OH

For DVDD> 3 V use the value with

I

_OH= 5 mA.

Flash_ENPBFlash write endurance

Flash_DRFlash data retention

Erase/write cycles by block.

50,000

5

–

Cycles

Years

Following maximum flash write

cycles at ambient temp of 45 °C

10

Document Number: 001-44045 Rev. *G

Page 18 of 35

[+] Feedback

CYONS2001

AC Chip Level Specifications

The device has two internal oscillators. The IMO controls the clock speeds for the CPU. An programmable frequency divider allows

the CPU to run at lower speeds than the IMO. The ILO is a typically active in sleep modes, clocking sleep and or watchdog timers.

Other internal timers can be clocked by either the CPU clock or the ILO.

Table 8 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 8. AC Chip Level Specifications

Parameter

F_IMO24

F_IMO12

F_IMO6

Description

IMO frequency for 24-MHz setting

IMO frequency for 12-MHz setting

IMO frequency for 6-MHz setting

IMO output duty cycle at 6 and 12 MHz setting^[8]

CPU frequency^[9]

Min

Typ

24

12

6.0

50

–

Max

25.2

12.6

6.3

60

Unit

MHz

%

22.8

11.4

5.7

DC_IMO

F_CPU

40

F_IMO/ 256

F_IMO

50

MHz

kHz

μs

F_32K1

ILO frequency^[10]

19

20

1

32

–

T_RAMP

TXRST

TXRST2

TMOT

Supply ramp time

–

External reset pulse width at power-up

External reset pulse width after power-up

Motion delay from reset to valid tracking data^[11]

–

ms

10

–

μs

–

30

ms

AC General Purpose I/O Specifications

GPIOs are arranged into four ports. Ports 0, 1, and 2 have eight GPIO pins and Port 3 has four GPIO pins. Port 1 has an optional

LDO regulator that adjusts the port’s output voltage to 1.8, 2.5, or 3.0 V. Additionally, each GPIO pin can be independently set to one

of four drive modes: strong drive, open drain, pull-up, or high-Z analog.

Rise and fall times are specified for 10% and 90% voltage values.

Specifications are for the entire operating temperature range.

Table 9. AC GPIO Specs

Parameter

F_GPIO

Description

GPIO operating frequency

Rise time, ports 0 -1

Conditions

Min Typ Max Units

Strong drive

Strong drive, C_LOAD= 50 pF, DVDD = 3.0 - 3.6

0

–

12

50

70

50

70

100

80

50

70

50

70

80

MHz

ns

T_{RISE_01}

T_{RISE_01_L}

T_{RISE_LDO_3}

Rise time, ports 0 -1, low supply Strong drive, C_LOAD= 50 pF, DVDD = 2.7 - 3.0

Rise time, port 1, 3 V LDO enabled Strong drive, C_LOAD= 50 pF, DVDD > 3.1 V

T_{RISE_LDO_2.5}Rise time, port 1, 2.5 LDO enabled Strong drive, C_LOAD= 50 pF, DVDD > 2.7 V

T_{RISE_LDO_1.8}Rise time, port 1, 1.8 LDO enabled Strong drive, C_LOAD= 50 pF, DVDD > 2.7 V

T_{RISE_23}

T_FALL

Rise time, ports 2 - 3

Fall time, all ports

Strong drive, C_LOAD= 50 pF, DVDD = 2.7 - 3.6

Strong drive, C_LOAD= 50 pF, DVDD = 3.0 - 3.6

Strong drive, C_LOAD= 50 pF, DVDD = 2.7 - 3.0

T_{FALL_L}

Fall time, all ports, low supply

T_{FALL_LDO_3}

Fall time, port 1, 3 V LDO enabled Strong drive, C_LOAD= 50 pF, DVDD > 3.1 V

T_{FALL_LDO_2.5}Fall time, port 1, 2.5 LDO enabled Strong drive, C_LOAD= 50 pF, DVDD > 2.7 V

T_{FALL_LDO_1.8}Fall time, port 1, 1.8 LDO enabled Strong drive, C_LOAD= 50 pF, DVDD > 2.7 V

Notes

8. IMO can be output from chip by routing to GPIO. Maximum GPIO output frequency is 12 MHz, so duty cycle at 24 MHz is not defined. See Technical Reference Manual

at www.cypress.com or in Cypress's PSoC Designer software for details on routing IMO to GPIO pin.

9. Available frequency divisors are 1, 2, 4, 8, 16, 32, 128, and 256.

10. 32 kHz oscillator can be locked to external crystal. See technical reference manual available at www.cypress.com or in Cypress’ PSoC Designer software.

11. Value provided represents maximum startup time for typical application. Applications requiring additional startup code, processing, or delay may increase TMOT.

Document Number: 001-44045 Rev. *G

Page 19 of 35

[+] Feedback

CYONS2001

AC External Clock Specifications

The IMO can be replaced with an external clock at the EXT CLK / P[1]4 pin. Refer to the technical reference manual for more details.

Table 10 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 10. AC External Clock Specifications

Parameter

Description

Min

0.750

20.6

150

Typ

–

Max

25.2

5300

–

Unit

MHz

ns

F_OSCEXT

Frequency

High period

Low period

–

ns

Required time to run from IMO before switching to external clock

–

μs

AC Analog Mux Bus Specifications

The analog mux bus can connect signals from GPIOs to and from internal analog blocks and other GPIOs. Table 11 lists guaranteed

maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11. AC Analog Mux Bus Specifications

Parameter

Description

Conditions

Min

Typ

Max

Unit

F_SW

Switch rate

Pin voltage < 1.8 V

–

6.3

MHz

AC Programming Specifications

Table 12 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. AC Programming Specifications

Symbol

T_RSCLK

T_FSCLK

T_SSCLK

Description

Rise time of ISSP CLK

Fall time of ISSP CLK

Conditions

Min

1

Typ

–

Max

20

–

Units

ns

1

–

ns

Data setup time to falling edge of

ISSP CLK

40

–

ns

T_HSCLK

Data hold time from falling edge of

ISSP CLK

40

–

ns

F_SCLK

Frequency of ISSP CLK

Flash erase time (block)

Flash block write time

0

–

8

MHz

ms

ns

T_ERASEB

T_WRITE

T_DSCLK2

18

25

85

Data out delay from falling edge of

ISSP CLK

3.0 ≤ DVDD ≤ 3.6

Document Number: 001-44045 Rev. *G

Page 20 of 35

[+] Feedback

CYONS2001

AC SPI Specifications

Table 13 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. AC SPI Master Specifications

Parameter

f_SCLK

Description

Min

–

Typ

–

Max

Unit

MHz

ns

SPI CLK frequency^[12]

F_IMO/2

t_SETUP

SPI MISO to SPI CLK setup time

SPI CLK to SPI MISO hold time

SPI MOSI to SPI CLK setup time

SPI CLK to SPI MOSI hold time

60

40

–

t_HOLD

–

ns

t_{OUT_SU}

t_{OUT_H}

–

ns

–

ns

Table 14. AC SPI Slave Specifications

Parameter

f_SCLK

Description

Min

–

Typ

–

Max

12

–

Unit

MHz

ns

SPI CLK frequency^[12]

t_LOW

Minimum SPI CLK low width^[13]

Minimum SPI CLK high width^[13]

SPI MOSI to SPI CLK setup time

SPI CLK to SPI MOSI hold time

SPI CLK to SPI MISO hold time

SPI SS to SPI MISO valid

41.67

25

35

–

t_HIGH

–

ns

t_SETUP

t_HOLD

t_{OUT_H}

t_{SS_MISO}

–

ns

–

ns

–

ns

–

100

140

35

20

25

ns

t_{SCLK_MISO}SPI CLK to SPI MISO valid

–

ns

t_{SS_HIGH}

t_{SS_CLK}

t_{CLK_SS}

Minimum SPI SS high width

–

ns

Time from SPI SS low to first SPI CLK

Time from last SPI CLK to SPI SS high

–

ns

–

ns

Notes

12. Clock frequency is half of clock input to SPI block.

13. Value corresponds to 50% duty cycle at 12 MHz.

Document Number: 001-44045 Rev. *G

Page 21 of 35

[+] Feedback

CYONS2001

Figure 7. SPI Master Timing Diagram, Modes 0 and 2

Figure 8. SPI Master Timing Diagram, Modes 1 and 3

Document Number: 001-44045 Rev. *G

Page 22 of 35

[+] Feedback

CYONS2001

Figure 9. SPI Slave Timing Diagram, Modes 0 and 2

Figure 10. SPI Slave Timing Diagram, Modes 1 and 3

Document Number: 001-44045 Rev. *G

Page 23 of 35

[+] Feedback

CYONS2001

AC Comparator Specifications

The device includes two general purpose comparators, using internal or external signals from the analog MUX bus. Table 15 lists

guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. AC Low Power Comparator Specifications

Symbol

Description

Conditions

Min

Typ

Max

Units

T_LPC

Comparator response time, 50 mV

overdrive

50 mV overdrive does not include

offset voltage.

–

100

ns

2

AC I C Specifications

Table 16 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 16. AC Characteristics of the I²C SDA and SCL Pins

Standard Mode

Fast Mode

Symbol

Description

Units

Min

0

Max

100

–

Min

0

Max

F_SCLI2C

I2C_SCL clock frequency

400

–

kHz

μs

ns

μs

ns

T_HDSTAI2CHold time for START and Repeated START condition

4.0

4.7

4.0

4.7

0

0.6

1.3

0.6

0

T_LOWI2C

T_HIGHI2C

LOW period of the I2C_SCL clock

HIGH period of I2C_SCL clock

–

T_SUSTAI2CSetup time for a START and Repeated START condition

T_HDDATI2CData hold time

–

T_SUDATI2CData setup time

250

4.0

4.7

–

100^[14]

0.6

1.3

0

–

T_SUSTOI2CSetup time for STOP condition

–

T_BUFI2C

T_SPI2C

Bus free time between a STOP and START condition

–

Pulse width of spikes that are suppressed by the input filter

–

50

Figure 11. Timing for Fast and Standard Mode on the I²C Bus

I2C_SDA

I2C_SCL

T_SUDATI2C

T_SPI2C

T_SUSTAI2C

T_BUFI2C

T_HDDATI2C

T_HDSTAI2C

T_HIGHI2CT_LOWI2C

T_SUSTOI2C

P

S

Sr

Repeated START Condition

STOP Condition

START Condition

Note

14. A Fast-Mode I2C-bus device can be used in a Standard Mode I2C-bus system, but the requirement t

≥ 250 ns must then be met. This automatically is the

SUDATI2C

case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit

to the SDA line t + t = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

rmax

SUDATI2C

Document Number: 001-44045 Rev. *G

Page 24 of 35

[+] Feedback

CYONS2001

PCB Land Pads and Keepout Zones

Figure 12 and Figure 13 show the recommended land pad architecture and keepout zones. The pads on the 42-pin device are a

subset of the JEDEC MO-220 52-pin QFN standard. For detailed layout instructions, see application note AN48995, Mechanical

Design Considerations for the OvationONS^TMII Laser Navigation System-on-Chip.

Figure 12. Land Pad Architecture and Spacing

Figure 13. PCB Keep Out Zones

Document Number: 001-44045 Rev. *G

Page 25 of 35

[+] Feedback

CYONS2001

Orientation of Axes

Figure 14 describes the relationship between the package and the x/y axes when using the API provided by Cypress’s PSoC Designer

software. Note that there is a 90-degree rotation between the orientation below and the orientation described in the register section

of the Technical Reference Manual. If PSoC Designer is not used, the application firmware should read and invert the Y count register

for X data, and read the X count register for Y data.

Figure 14. Sensor Orientation

PCB Mounting Height and Thickness

Figure 15 shows the recommended thickness and mounting height of the PCB above the tracking surface.

Figure 15. PCB Height and Thickness

Document Number: 001-44045 Rev. *G

Page 26 of 35

[+] Feedback

CYONS2001

Thermal Impedances

Table 17. Thermal Impedances per Package

[15]

Package

Typical θ_JA

42 PQFN^[16]

24 °C/W

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 18. Solder Reflow Peak Temperature

Package

Minimum Peak Temperature^[17]

Maximum Peak Temperature

42 PQFN

240 °C

260 °C

Notes

15. T = T + Power x θ .

JA

J

A

16. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.

17. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste.

Refer to the solder manufacturer specifications. For a recommended soldering profile, refer to Application Note 49035, Manufacturing Considerations for the Ovation-

TM

ONS Laser Navigation System-on-Chip.

Document Number: 001-44045 Rev. *G

Page 27 of 35

[+] Feedback

CYONS2001

Laser Safety Considerations

The CYONS2001 Laser Navigation SoC and the

CYONSLENS2000 lens are designed and tested to enable

manufacturers to achieve eye-safety certification with minimal

effort. This section provides guidelines for complying with the Class

1 emission requirements of IEC/EN 60825-1.

Laser Output Power Test Procedure

To verify the laser output level, follow the steps shown in the

“VCSEL Power Calibration and Verification” section of the

technical reference manual.

Registration Assistance

When installed and operated in accordance with all requirements in

this datasheet, the kit consisting of the CYONS2001 Laser

Navigation SoC and CYONSLENS2000 satisfy CDRH 21 CFR

1040 per Laser Notice 50 and IEC/EN 60825-1 Class 1.

The mouse or end-product supplier is responsible for certifying

the end-use product with respect to the drive voltage, manuals

and labels, and operating temperature specifications.

Additionally, for products sold in the US, a CDRH report must be

filed for each model produced, and test and inspection of the

product’s characteristics as they relate to laser safety and the

CDRH requirements must be performed.

Laser Output Power

The CYONS2001 sensor package contains an integrated

VCSEL and drive circuitry. Before shipping, Cypress adjusts the

laser output power to eye-safe levels, taking into account

specified variations in supply voltage, temperature, lens

transmission, and VCSEL polarization, and factors such as

VCSEL aging and test equipment accuracy. The output remains

within eye-safe limits under reasonably foreseeable

single-faults, as required by the IEC standard.

When filing a report with the CDRH, the supplier can refer to the

product report filed by Cypress for the CYONS2xxx family of

products. The Cypress report is based on the previously-noted

limits for voltage and temperature, and describes how the sensor

design includes consideration of drive circuit failures, laser

output variation with temperature, drive circuit variation with

temperature and voltage, polarization sensitivity of molded

optics, and measurement uncertainties.

From the perspective of a manufacturer, laser emission remains

within the Class 1 limit, as defined in IEC 60825-1, Edition 2,

2007, provided the following requirements are met.

Cypress can provide assistance to customers who want to obtain

registration. Supporting documentation, including a verification

test procedure to demonstrate end-product compliance with IEC

and CDRH requirements is available.

■ The supply voltage applied to pins DVDD and AVDD of the SoC

must be in the range of 2.7 to 3.6 V.

■ The operating temperature must be between 5 and 45 °C.

■ The laser output power must not be increased by any means,

including but not limited to firmware, hardware, or mechanical

modifications to the sensor or lens.

■ The mechanical housing must be designed such that the

CYONSLENS2000 cannot be removed by the user.

■ The device firmware must initialize the VCSEL driver as

described in the “VCSEL Driver” chapter of the OvationONS II

Technical Reference Manual or by using the NAV or LaserNAV

User Modules in Cypress’ PSoC Designer software.

It is the responsibility of the manufacturer to ensure these condi-

tions are always met and to demonstrate end-product

compliance to the appropriate regulatory standards.

Document Number: 001-44045 Rev. *G

Page 28 of 35

[+] Feedback

CYONS2001

■ iMAGEcraft C compiler (registration required)

Development Tool Selection

■ ISSP cable

This section presents the development tools available for all

current PSoC device families including the CYONS2001.

■ USB 2.0 cable and Blue Cat-5 cable

■ Two CY8C29466-24PXI 28-PDIP chip samples

Evaluation Tools

Software

PSoC Designer

You can purchase the evaluation tools from the Cypress Online

Store.

At the core of the PSoC development software suite is PSoC

Designer, used to generate PSoC firmware applications. PSoC

Designer

is

available

free

of

charge

at

CY3210-MiniProg1

http://www.cypress.com/psocdesigner and includes a free C

compiler with version Service Pack 4.5 or later.

The CY3210-MiniProg1 kit enables a user to program PSoC

devices using the MiniProg1 programming unit. The MiniProg is

a small, compact prototyping programmer that connects to the

PC via a provided USB 2.0 cable. The kit includes:

PSoC Programmer

Flexible enough to be used on the bench in development, yet

suitable for factory programming, PSoC Programmer works

either as a standalone programming application or it can operate

directly from PSoC Designer. PSoC Programmer software is

compatible with both PSoC ICE-Cube In-Circuit Emulator and

PSoC MiniProg. PSoC programmer is available free of charge at

http://www.cypress.com/psocprogrammer.

■ MiniProg programming unit

■ MiniEval socket programming and evaluation board

■ 28-pin CY8C29466-24PXI PDIP PSoC device sample

■ 28-pin CY8C27443-24PXI PDIP PSoC device sample

■ PSoC Designer software CD

■ Getting Started guide

Mouse Design Kits

Two kits featuring the OvationONS II family of products are

available. The reference design kit provides a complete

hardware, firmware, and software solution, ready for production.

The demonstration kit provides tested hardware and firmware

that demonstrate the capabilities of the OvationONS II device.

■ USB 2.0 cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and

the MiniProg1 programming unit. The evaluation board includes

an LCD module, potentiometer, LEDs, and plenty of bread-

boarding space to meet all your evaluation needs. The kit

includes:

■ CY4631 Wired Mouse Reference Design Kit

■ Wireless Mouse Demonstration Kit

Development Kits

■ Evaluation board with LCD module

■ MiniProg programming unit

You can purchase the development kits from the Cypress Online

Store.

■ 28-pin CY8C29466-24PXI PDIP PSoC Device Sample (2)

■ PSoC Designer software CD

CY3215-DK Basic Development Kit

The CY3215-DK kit enables prototyping and development with

PSoC Designer. This kit supports in-circuit emulation and the

software interface enables users to run, halt, and single step the

processor and view the content of specific memory locations.

Advance emulation features also supported through PSoC

Designer. The kit includes:

■ Getting Started guide

■ USB 2.0 cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a devel-

opment board for the CY8C24794-24LFXI PSoC device. Special

features of the board include both USB and capacitive sensing

development and debugging support.

■ PSoC Designer software CD

■ ICE-Cube In-Circuit Emulator

■ ICE Flex-Pod for CY8C29x66 family

■ Cat-5 adapter

This evaluation board also includes an LCD module, potenti-

ometer, LEDs, an enunciator and plenty of bread boarding space

to meet all your evaluation needs. The kit includes:

■ Mini-Eval programming board

■ 110 ~ 240 V power supply, Euro-Plug adapter

■ PSoCEvalUSB board

■ LCD module

■ MIniProg programming unit

■ Mini USB cable

■ PSoC Designer and example projects CD

■ Getting Started guide

■ Wire pack

Document Number: 001-44045 Rev. *G

Page 29 of 35

[+] Feedback

CYONS2001

CY3207ISSP In-System Serial Programmer (ISSP)

Device Programmers

The CY3207ISSP is a production programmer. It includes

protection circuitry and an industrial case that is more robust than

the MiniProg in a production-programming environment.

You can purchase the device programmers from the Cypress

Online Store.

CY3216 Modular Programmer

Note CY3207ISSP needs special software and is not compatible

The CY3216 Modular Programmer kit features a modular

programmer and the MiniProg1 programming unit. The modular

programmer includes three programming module cards and

supports multiple Cypress products. The kit includes:

with PSoC Programmer.

The kit includes:

■ CY3207 programmer unit

■ PSoC ISSP software CD

■ 110 ~ 240 V power supply, Euro-Plug adapter

■ USB 2.0 cable

■ Modular programmer base

■ Three programming module cards

■ MiniProg programming unit

■ PSoC Designer software CD

■ Getting Started guide

Third Party Tools

Several tools have been specially designed by third-party

vendors to accompany PSoC devices during development and

production. Specific details for each of these tools are found at

http://www.cypress.com.

■ USB 2.0 cable

Document Number: 001-44045 Rev. *G

Page 30 of 35

[+] Feedback

CYONS2001

Package Diagrams

Figure 16. QFN Package

TOP VIEW

SIDE VIEW

BOTTOM VIEW

0.50-0.60

0.05 MAX

1.40 MAX

8.300 SQ

[2X]

SEE DETAIL - B

SEE DETAIL - A

2

1

0.20 MAX

+0.05

(PIN1 ID)

0.50-0.60

0.42-0.00 X 45° [4X]

SEATING PLANE

+0.025

[2X] Ø0.64 -0.025 THRU

DETAIL - A

SCALE: 2/1

NOTES:

1. ALL DIMENSIONS ARE IN MM , [ MIN/MAX]

2. REFRENCE JEDEC # MO-220

3. PKG WEIGHT: 0.2 grams

+0.025

Ø0.64 -0.025 THRU

4. APERTURE MOLD CAVITY I.D.

001-44934 *C

DETAIL - B

SCALE: 2/1

NON-SOLDERABLE PADS

Document Number: 001-44045 Rev. *G

Page 31 of 35

[+] Feedback

CYONS2001

Figure 17. Lens

001-44677 *B

Ordering Information

The CYONS2001 and CYONSLENS2000 are sold separately. When placing orders, order both part numbers

Part Number

CYONS2001-LBXC

Package

Application

Desktop wireless

Molded optic

42-pin PQFN

Lens - 4 mm height

CYONSLENS2000-C

Ordering Code Definition

Document Number: 001-44045 Rev. *G

Page 32 of 35

[+] Feedback

CYONS2001

XXXX

CYONS

-XXX C

Temperature range:

Commercial

42-pin PQFN package

Wired laser navigation system-on-chip

Optical navigation sensor

Company ID: CY = Cypress

Document Number: 001-44045 Rev. *G

Page 33 of 35

[+] Feedback

CYONS2001

Numeric Naming

Document Conventions

Hexadecimal numbers are represented with all letters in

uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or

‘3Ah’). Hexadecimal numbers may also be represented by a ‘0x’

prefix, the C coding convention. Binary numbers have an

appended lowercase ‘b’ (for example, ‘01010100b’ or

‘01000011b’). Numbers not indicated by an ‘h’, ‘b’, or ‘0x’ are

decimal.

Acronyms Used

Table 19 lists the acronyms used in this document.

Units of Measure

The units of measure in Table 20 lists the abbreviations used to

measure the devices.

Table 19. Acronyms

Acronym

Description

Acronym

Description

AC

Alternating Current

LDO

Low Drop Out (regulator)

Light Emitting Diode

Low Power Comparator

Least-significant Bit

ADC

API

Analog to Digital Converter

Application Programming Interface

Center for Devices and Radiological Health

Counts per Inch

LED

LPC

CDRH

CPI

LSb

LVD

Low Voltage Detect

CPU

DAC

DC

Central Processing Unit

Digital to Analog Converter

Direct Current

M8C

Cypress’ 8-bit CPU Core

Microcontroller Unit

MCU

MIPS

MSb

Million Instructions per Second

Most-significant Bit

DSP

ESD

GND

GPIO

HEX

High-Z

Digital Signal Processor

Electrostatic Discharge

Ground

MUX

PC, PCB

PDIP

PGA

Multiplexer

Printed Circuit, Printed Circuit Board

Plastic Dual In-Line Package

Programmable Gain Amplifier

Power On Reset

General Purpose I/O

Hexadecimal

High Impedance

POR

PQFN

PSoC

PSRR

PWM

QFN

2

I C

Inter-Integrated Circuit (bus)

In-circuit Emulator

Plastic Quad Flat No-Leads (package)

Programmable System-on-Chip

Power Supply Rejection Ratio

Pulse Width Modulator

ICE

IDAC

IDE

DAC-Controlled Current Source

Integrated Development Environment

International Electrotechnical Commission

Internal Low Speed Oscillator

Internal Main Oscillator

Input/Output

IEC

Quad Flat No-Leads (package)

System on Chip

ILO

SoC

IMO

I/O

SPI

Serial Peripheral Interface (bus)

Static Random Access Memory

Universal Serial Bus

SRAM

USB

JEDEC

LCD

Joint Electron Devices Engineering Council

Liquid Crystal Display

VCSEL

Vertical Cavity Surface Emitting Laser

Table 20. Units of Measure

Symbol

Unit of Measure

Symbol

Unit of Measure

°C

degree Celsius

μV

mA

ms

mV

nH

nm

ns

microvolts

milliampere

millisecond

millivolt

g

acceleration of gravity

1024 bytes

inches per second

kilohertz

KB

in/s

kHz

kΩ

kV

nanohenry

nanometer

nanosecond

ohm

kilohm

kilovolt

MHz

μA

μF

μH

μs

megahertz

Ω

microampere

microfarad

pF

pp

V

picofarad

peak-to-peak

volt

microhenry

microsecond

W

watt

Document Number: 001-44045 Rev. *G

Page 34 of 35

[+] Feedback

CYONS2001

Document History Page

Document Title: CYONS2001 OvationONS™ II Wireless Laser Navigation System-on-Chip

Document Number: 001-44045

Orig. of

Change

Submission

Date

Revision

ECN

Description of Change

**

*A

*B

2261927

2580125 FJZ/PYRS

2769396 FJZ/AESA

FJZ

See ECN

10/07/08

25/09/09

New Data Sheet.

Extensive Updates

Updated Getting Started and Development Tools sectionsUpdated thermal

impedance, wireless kit info, Flash specs, storage temperature, I2C footnote,

external mode powering, reference schematic, power specifications, pin table,

and c compiler information.

*C

*D

2889331

2903558

FJZ

03/09/10

04/20/10

Added Table of Contents. Updated package diagram and sales links.

Update LVD, USB, SPI Master and SPI Slave specs, numerous minor updates

for improved clarity and consistency

*E

*F

*G

2936335

3092209

3126503

MMCY

FJZ

05/24/2010 Updated content to match the new template and style guide.

No technical updates.

11/22/2010 Corrected error in Pin Description.

Removed invalid reference to application note in Registration Assistance.

01/03/2011 Updated Figure 17. Changed posting to external web

FJZ

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office

closest to you, visit us at Cypress Locations.

Products

PSoC Solutions

Automotive

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 5

Clocks & Buffers

Interface

Lighting & Power Control

Memory

cypress.com/go/memory

cypress.com/go/image

cypress.com/go/psoc

Optical & Image Sensing

PSoC

Touch Sensing

USB Controllers

Wireless/RF

cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for

medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as

critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems

application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),

United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,

and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress

integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without

the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES

OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not

assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where

a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer

assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-44045 Rev. *G

Revised January 3, 2011

Page 35 of 35

OvationONS™, OptiCheck™, and PSoC Designer™ are trademarks and PSoC and CapSense are registered trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks

referenced herein are property of the respective corporations.

[+] Feedback

厂商	型号	描述	页数
CYPRESS	CYONS1001-LBXC	OvationONS⑩激光导航传感器[ OvationONS⑩ Laser Navigation Sensors ]	24 页
CYPRESS	CYONS1001G-LBXC	OvationONS⑩激光导航传感器[ OvationONS⑩ Laser Navigation Sensors ]	24 页
CYPRESS	CYONS1001L	这款OvationONS ™ 1L - 激光导航传感器[ OvationONS⑩ 1L - Laser Navigation Sensor ]	9 页
CYPRESS	CYONS1001L-LBXC	这款OvationONS ™ 1L - 激光导航传感器[ OvationONS⑩ 1L - Laser Navigation Sensor ]	9 页
CYPRESS	CYONS1001T0-LBXC	OvationONS⑩激光导航传感器[ OvationONS⑩ Laser Navigation Sensors ]	24 页
CYPRESS	CYONS1001U-LBXC	OvationONS⑩激光导航传感器[ OvationONS⑩ Laser Navigation Sensors ]	24 页
CYPRESS	CYONS1001X	OvationONS⑩激光导航传感器[ OvationONS⑩ Laser Navigation Sensors ]	24 页
CYPRESS	CYONS1001X_09	这款OvationONS激光导航传感器[ OvationONS Laser Navigation Sensors ]	24 页
CYPRESS	CYONS2000	这款OvationONS ？ II有线激光导航系统单芯片[ OvationONS? II Wired Laser Navigation System-on-Chip ]	36 页
CYPRESS	CYONS2000-LBXC	这款OvationONS ？ II有线激光导航系统单芯片[ OvationONS? II Wired Laser Navigation System-on-Chip ]	36 页